EasyManuals Logo
Home>Renesas>Microcontrollers>RX Series

Renesas RX Series User Manual

Renesas RX Series
1823 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1097 background imageLoading...
Page #1097 background image
R01UH0823EJ0100 Rev.1.00 Page 1097 of 1823
Jul 31, 2019
RX23W Group 33. Serial Communications Interface (SCIg, SCIh)
33.13 Event Linking
By employing interrupt request signals as event signals, SCI5 is able to provide linked operation through the event link
controller (ELC) for modules selected in advance.
Event signals can be output regardless of the values of the corresponding interrupt request enable bits.
(1) Error (receive error, error signal detected) event output
ï‚· Indicates abnormal termination due to a parity error during reception in asynchronous mode.
ï‚· Indicates abnormal termination due to a framing error during reception in asynchronous mode.
ï‚· Indicates abnormal termination due to an overrun error during reception.
ï‚· Indicates detection of the error signal during transmission in smart card interface mode.
(2) Receive data full event output
ï‚· Indicates that received data have been set in the receive data register (RDR or RDRL).
ï‚· Indicates that ACK has been detected if the SIMR2.IICINTM bit is 0 in simple I
2
C mode.
ï‚· Indicates that the 8th-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I
2
C mode.
ï‚· When the SIMR2.IICINTM bit is 1 during master transmission in simple I
2
C mode, set the event link controller
(ELC) so that receive data full events are not used.
(3) Transmit data empty event output
ï‚· Indicates that the SCR.TE bit has been changed from 0 to 1.
ï‚· Indicates that transmit data have been transferred from the transmit data register (TDR or TDRL) to the transmit
shift register (TSR).
ï‚· Indicates that transmission has been completed in smart card interface mode.
ï‚· Indicates that NACK has been detected if the SIMR2.IICINTM bit is 0 in simple I
2
C mode.
ï‚· Indicates that the ninth-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I
2
C
mode.
(4) Transmit end event output
ï‚· Indicates the completion of transmission.
ï‚· Indicates that the starting condition, resumption condition, or termination condition has been generated in simple
I
2
C mode.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RX Series and is the answer not in the manual?

Renesas RX Series Specifications

General IconGeneral
BrandRenesas
ModelRX Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals