Renesas RX Series User Manual

R01UH0823EJ0100 Rev.1.00 Page 244 of 1823
Jul 31, 2019
RX23W Group 11. Low Power Consumption
11.6.2.2 Exit from Deep Sleep Mode
Exit from deep sleep mode is initiated by any interrupt, a RES# pin reset, a power-on reset, a voltage monitoring reset, or
a reset caused by an IWDT underflow.
 Initiated by an interrupt
An interrupt initiates exit from deep sleep mode and the interrupt exception handling starts. If a maskable interrupt
has been masked by the CPU (the priority level
*
1
of the interrupt has been set to a value lower than that of the
PSW.IPL[3:0] bits
*
2
of the CPU), deep sleep mode is not exited.
 Initiated by the RES# pin reset
When the RES# pin is driven low, the MCU enters the reset state. When the RES# pin is driven high after the reset
signal is input for a predetermined time period, the CPU starts the reset exception handling.
 Initiated by a power-on reset
A power-on reset asserts a reset to the MCU.
When a power-on reset is negated by a rise in the supply voltage, the CPU starts the reset exception handling.
 Initiated by a voltage monitoring reset
A voltage monitoring reset asserts a reset to the MCU.
When a voltage monitoring reset is negated by a rise in the supply voltage, the CPU starts the reset exception
handling.
 Initiated by the independent watchdog timer
An internal reset generated by an IWDT underflow asserts a reset to the MCU. However, when IWDT counting is
stopped in deep sleep mode by setting OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT
= 1 and IWDTCSTPR.SLCSTP = 1, the IWDT is stopped in deep sleep mode and deep sleep mode is not exited by
the independent watchdog timer reset.
Note 1. For details, refer to section 15, Interrupt Controller (ICUb).
Note 2. For details, refer to section 2, CPU.

Renesas RX Series Specifications

General

Brand	Renesas
Model	RX Series
Category	Microcontrollers
Language	English