EasyManua.ls Logo

Renesas RX Series

Renesas RX Series
1823 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
R01UH0823EJ0100 Rev.1.00 Page 1014 of 1823
Jul 31, 2019
RX23W Group 33. Serial Communications Interface (SCIg, SCIh)
33.2.30 Control Field 0 Compare Enable Register (CF0CR)
33.2.31 Control Field 0 Receive Data Register (CF0RR)
CF0RR is a readable register that holds the value received in Control Field 0.
33.2.32 Primary Control Field 1 Data Register (PCF1DR)
PCF1DR is an 8-bit readable and writable register that holds the 8-bit primary value for comparison with Control Field 1.
Address(es): SCI12.CF0CR 0008 B32Ah
b7 b6 b5 b4 b3 b2 b1 b0
CF0CE
7
CF0CE
6
CF0CE
5
CF0CE
4
CF0CE
3
CF0CE
2
CF0CE
1
CF0CE
0
Value after reset:
00000000
Bit Symbol Bit Name Description R/W
b0 CF0CE0 Control Field 0 Bit 0 Compare Enable 0: Comparison with bit 0 of Control Field 0 is disabled.
1: Comparison with bit 0 of Control Field 0 is enabled.
R/W
b1 CF0CE1 Control Field 0 Bit 1 Compare Enable 0: Comparison with bit 1 of Control Field 0 is disabled.
1: Comparison with bit 1 of Control Field 0 is enabled.
R/W
b2 CF0CE2 Control Field 0 Bit 2 Compare Enable 0: Comparison with bit 2 of Control Field 0 is disabled.
1: Comparison with bit 2 of Control Field 0 is enabled.
R/W
b3 CF0CE3 Control Field 0 Bit 3 Compare Enable 0: Comparison with bit 3 of Control Field 0 is disabled.
1: Comparison with bit 3 of Control Field 0 is enabled.
R/W
b4 CF0CE4 Control Field 0 Bit 4 Compare Enable 0: Comparison with bit 4 of Control Field 0 is disabled.
1: Comparison with bit 4 of Control Field 0 is enabled.
R/W
b5 CF0CE5 Control Field 0 Bit 5 Compare Enable 0: Comparison with bit 5 of Control Field 0 is disabled.
1: Comparison with bit 5 of Control Field 0 is enabled.
R/W
b6 CF0CE6 Control Field 0 Bit 6 Compare Enable 0: Comparison with bit 6 of Control Field 0 is disabled.
1: Comparison with bit 6 of Control Field 0 is enabled.
R/W
b7 CF0CE7 Control Field 0 Bit 7 Compare Enable 0: Comparison with bit 7 of Control Field 0 is disabled.
1: Comparison with bit 7 of Control Field 0 is enabled.
R/W
Address(es): SCI12.CF0RR 0008 B32Bh
b7 b6 b5 b4 b3 b2 b1 b0
Value after reset:
00000000
Address(es): SCI12.PCF1DR 0008 B32Ch
b7 b6 b5 b4 b3 b2 b1 b0
Value after reset:
00000000

Table of Contents

Related product manuals