EasyManua.ls Logo

Renesas RX Series

Renesas RX Series
1823 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
R01UH0823EJ0100 Rev.1.00 Page 1015 of 1823
Jul 31, 2019
RX23W Group 33. Serial Communications Interface (SCIg, SCIh)
33.2.33 Secondary Control Field 1 Data Register (SCF1DR)
PCF1DR is an 8-bit readable and writable register that holds the 8-bit secondary value for comparison with Control Field
1.
33.2.34 Control Field 1 Compare Enable Register (CF1CR)
33.2.35 Control Field 1 Receive Data Register (CF1RR)
CF1RR is a readable register that holds the value received in Control Field 1.
Address(es): SCI12.SCF1DR 0008 B32Dh
b7 b6 b5 b4 b3 b2 b1 b0
Value after reset:
00000000
Address(es): SCI12.CF1CR 0008 B32Eh
b7 b6 b5 b4 b3 b2 b1 b0
CF1CE
7
CF1CE
6
CF1CE
5
CF1CE
4
CF1CE
3
CF1CE
2
CF1CE
1
CF1CE
0
Value after reset:
00000000
Bit Symbol Bit Name Description R/W
b0 CF1CE0 Control Field 1 Bit 0 Compare Enable 0: Comparison with bit 0 of Control Field 1 is disabled.
1: Comparison with bit 0 of Control Field 1 is enabled.
R/W
b1 CF1CE1 Control Field 1 Bit 1 Compare Enable 0: Comparison with bit 1 of Control Field 1 is disabled.
1: Comparison with bit 1 of Control Field 1 is enabled.
R/W
b2 CF1CE2 Control Field 1 Bit 2 Compare Enable 0: Comparison with bit 2 of Control Field 1 is disabled.
1: Comparison with bit 2 of Control Field 1 is enabled.
R/W
b3 CF1CE3 Control Field 1 Bit 3 Compare Enable 0: Comparison with bit 3 of Control Field 1 is disabled.
1: Comparison with bit 3 of Control Field 1 is enabled.
R/W
b4 CF1CE4 Control Field 1 Bit 4 Compare Enable 0: Comparison with bit 4 of Control Field 1 is disabled.
1: Comparison with bit 4 of Control Field 1 is enabled.
R/W
b5 CF1CE5 Control Field 1 Bit 5 Compare Enable 0: Comparison with bit 5 of Control Field 1 is disabled.
1: Comparison with bit 5 of Control Field 1 is enabled.
R/W
b6 CF1CE6 Control Field 1 Bit 6 Compare Enable 0: Comparison with bit 6 of Control Field 1 is disabled.
1: Comparison with bit 6 of Control Field 1 is enabled.
R/W
b7 CF1CE7 Control Field 1 Bit 7 Compare Enable 0: Comparison with bit 7 of Control Field 1 is disabled.
1: Comparison with bit 7 of Control Field 1 is enabled.
R/W
Address(es): SCI12.CF1RR 0008 B32Fh
b7 b6 b5 b4 b3 b2 b1 b0
Value after reset:
00000000

Table of Contents

Related product manuals