EasyManuals Logo

Renesas RX Series User Manual

Renesas RX Series
1823 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #532 background imageLoading...
Page #532 background image
R01UH0823EJ0100 Rev.1.00 Page 532 of 1823
Jul 31, 2019
RX23W Group 23. Multi-Function Timer Pulse Unit 2 (MTU2a)
(1) Example of Cascaded Operation Setting Procedure
Figure 23.20 shows an example of the cascaded operation setting procedure.
Figure 23.20 Cascaded Operation Setting Procedure
(2) Cascaded Operation Example (a)
Figure 23.21 shows the operation when the MTU1.TCNT counter is set for counting at MTU2.TCNT overflow/
underflow and MTU2 is set for phase counting mode 1 while counters MTU1.TCNT and MTU2.TCNT are cascaded.
The MTU1.TCNT counter is incremented by MTU2.TCNT overflow and decremented by MTU2.TCNT underflow.
Figure 23.21 Cascaded Operation Example (a)
[1]
[2]
[1] Set the MTU1.TCR.TPSC[2:0] bits to 111b to
select MTU2.TCNT overflow/underflow counting.
[2] Set the TSTR.CSTn bit for the upper and lower
channels to 1 to start the count operation.
Cascaded operation
Set cascading
Start count
Cascaded operation
0001h0000h 0000h
FFFDh FFFEh FFFFh 0000h 0001h 0002h 0001h 0000h FFFFh
MTCLKC
MTU2.TCNT
MTU1.TCNT
MTCLKD

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RX Series and is the answer not in the manual?

Renesas RX Series Specifications

General IconGeneral
CoreRXv1, RXv2, RXv3
Flash MemoryUp to 8 MB
RAMUp to 1 MB
Operating Voltage1.62V to 5.5V
Operating Temperature-40°C to +85°C or +105°C
PackageBGA, LQFP
ADC Resolution12-bit
DAC Resolution12-bit
Communication InterfacesSCI, SPI, I2C, USB, Ethernet, CAN
Architecture32-bit
Security FeaturesMemory Protection Unit (MPU)

Related product manuals