www.ti.com
UART Registers
201
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Universal Asynchronous Receivers/Transmitters (UARTs)
Table 6-14. UARTICR Register Field Descriptions (continued)
Bit Field Type Reset Description
3 DSRMIC W1C 0h
Reserved
2 DCDMIC W1C 0h
Reserved
1 CTSMIC W1C 0h
UART Clear to Send Modem Interrupt Clear
Writing a 1 to this bit clears the CTSRIS bit in the UARTRIS register
and the CTSMIS bit in the UARTMIS register.
0 RIMIC W1C 0h
Reserved