Texas Instruments CC3235 SimpleLink Series - AES_IRQSTATUS Register

AES Registers www.ti.com
656
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Advance Encryption Standard Accelerator (AES)
17.4.35 AES_IRQSTATUS Register (Offset = 8Ch) [reset = X]
AES_IRQSTATUS is shown in Figure 17-48 and described in Table 17-38.
Return to Summary Table.
This register indicates the interrupt status. If one of the interrupt bits is set, the interrupt output is asserted.
Figure 17-48. AES_IRQSTATUS Register
31 30 29 28 27 26 25 24
RESERVED
R-X
23 22 21 20 19 18 17 16
RESERVED
R-X
15 14 13 12 11 10 9 8
RESERVED
R-X
7 6 5 4 3 2 1 0
RESERVED CONTEXT_OU
T
DATA_OUT DATA_IN CONTEXT_IN
R-X R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-38. AES_IRQSTATUS Register Field Descriptions
Bit Field Type Reset Description
31-4 RESERVED R X
3 CONTEXT_OUT R/W 0h
This bit indicates authentication tag (and IV) interrupts are active,
and triggers the interrupt output.
2 DATA_OUT R/W 0h
This bit indicates data output interrupt is active, and triggers the
interrupt output
1 DATA_IN R/W 0h
This bit indicates data input interrupt is active, and triggers the
interrupt output
0 CONTEXT_IN R/W 0h
This bit indicates context interrupt is active, and triggers the interrupt
output.