I2C Registers
www.ti.com
262
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Inter-Integrated Circuit (I
2
C) Interface
7.3.26 I2CPP Register (Offset = FC0h) [reset = 1h]
I2CPP is shown in Figure 7-39 and described in Table 7-30.
Return to Summary Table.
The I2CPP register provides information regarding the properties of the I2C module.
Figure 7-39. I2CPP Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
RESERVED
R-0h
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESERVED HS
R-0h R-1h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 7-30. I2CPP Register Field Descriptions
Bit Field Type Reset Description
31-1 RESERVED R 0h
0 HS R 1h
High-Speed Capable
0h = The interface is capable of standard or fast mode operation.
1h = Reserved
To Next Page
Loading...
