Texas Instruments CC3235 SimpleLink Series - AES_KEY2_2 Register; AES_KEY2_3 Register; AES_KEY2_2 Register Field Descriptions; AES_KEY2_3 Register Field Descriptions

www.ti.com AES Registers
635
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Advance Encryption Standard Accelerator (AES)
17.4.5 AES_KEY2_2 Register (Offset = 10h) [reset = 0h]
AES_KEY2_2 is shown in Figure 17-18 and described in Table 17-8.
Return to Summary Table.
XTS/CCM/CBC-MAC second key, hash key input
Figure 17-18. AES_KEY2_2 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
KEY
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-8. AES_KEY2_2 Register Field Descriptions
Bit Field Type Reset Description
31-0 KEY R/W 0h
Key data
17.4.6 AES_KEY2_3 Register (Offset = 14h) [reset = 0h]
AES_KEY2_3 is shown in Figure 17-19 and described in Table 17-9.
Return to Summary Table.
XTS second key (MSW for 128-bit key), CCM/CBC-MAC second key (MSW), hash key input (MSW).
Figure 17-19. AES_KEY2_3 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
KEY
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-9. AES_KEY2_3 Register Field Descriptions
Bit Field Type Reset Description
31-0 KEY R/W 0h
Key data