EasyManua.ls Logo

Texas Instruments CC3235 SimpleLink Series - Write Field Decoding for I2 CMCS[6:0]

Texas Instruments CC3235 SimpleLink Series
799 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
I2C Registers
www.ti.com
226
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Inter-Integrated Circuit (I
2
C) Interface
(1)
An X in a table cell indicates the bit can be 0 or 1.
Table 7-6. Write Field Decoding for I2CMCS[6:0]
Current
State
I2CMSA[
0]
I2CMCS[6:0]
Next State Description
R/S BURST QCCMD HS ACK STOP START RUN
Idle
0 0 0 0 X
(1)
0 1 1
START condition followed by TRANSMIT (master
goes to Master Transmit state).
0 0 0 0 X 1 1 1
START condition followed by a TRANSMIT and STOP
condition (master remains in Idle state).
0 1 0 0 X 0 1 0
START condition followed by N FIFO-serviced
TRANSMITs (master goes to Master Transmit state).
0 1 0 0 X 1 1 0
START condition followed by N FIFO-serviced
TRANSMITs and STOP condition (master remains in
Idle state).
1 0 0 0 0 0 1 1
START condition followed by RECEIVE operation with
negative ACK (master goes to Master Receive state).
0 0 1 0 0 1 1 1
Quick Command (Send). After Quick Command is
executed, the master returns to Idle state.
1 0 1 0 0 1 1 1
Quick Command (Receive). After Quick Command is
executed, the master returns to Idle state.
1 0 0 0 0 1 1 1
START condition followed by RECEIVE and STOP
condition (master remains in Idle state).
1 0 0 0 1 0 1 1
START condition followed by RECEIVE (master goes
to Master Receive state).
1 1 0 0 0 0 1 0
START condition followed by N FIFO-serviced
RECEIVE operations with a negative ACK on the last
RECEIVE operation (master goes to Master Receive
state).
1 1 0 0 0 1 1 0
START condition followed by N FIFO-serviced
RECEIVE operations with a negative ACK on the last
RECEIVE and STOP condition (master remains in
Idle state).
1 1 0 0 1 0 1 0
START condition followed by N FIFO-serviced
RECEIVE operations (master goes to Master Receive
state).
0 0 0 1 0 0 1 1
START/RUN condition where master byte is sent with
no ACK; followed by High-Speed transmit Operation.
All subsequent transfers are carried out using normal
transmit commands.
0 1 0 1 0 0 0 0
RUN/BURST condition where master byte is sent with
no ACK; followed by High-Speed Burst transmit
Operation.
1 0 0 0 1 1 1 1 Illegal
1 0 0 0 1 1 1 0 Illegal

Table of Contents