DES Registers
www.ti.com
676
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Data Encryption Standard Accelerator (DES)
18.5.3 DTHE_DES_MIS Register (Offset = 838h) [reset = 0h]
DTHE_DES_MIS is shown in Figure 18-10 and described in Table 18-10.
Return to Summary Table.
Masked Interrupt Status register
Figure 18-10. DTHE_DES_MIS Register
31 30 29 28 27 26 25 24
RESERVED
R-0h
23 22 21 20 19 18 17 16
RESERVED
R-0h
15 14 13 12 11 10 9 8
RESERVED
R-0h
7 6 5 4 3 2 1 0
RESERVED Dout Din RESERVED Cin
R-0h R-0h R-0h R-0h R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 18-10. DTHE_DES_MIS Register Field Descriptions
Bit Field Type Reset Description
31-4 RESERVED R 0h
3 Dout R 0h
Output Data movement is done.
2 Din R 0h
Input Data movement is done.
1 RESERVED R 0h
0 Cin R 0h
Context input is done.
To Next Page
Loading...
