Texas Instruments CC3235 SimpleLink Series - RSLOT Register; RSLOT Register Field Descriptions

I2S Registers www.ti.com
436
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Inter-Integrated Sound (I2S) Multichannel Audio Serial Port
12.5.14 RSLOT Register (Offset = 84h) [reset = 0h]
RSLOT is shown in Figure 12-17 and described in Table 12-19.
Return to Summary Table.
The current receive TDM time slot register (RSLOT) indicates the current time slot for the receive data
frame.
Figure 12-17. RSLOT Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESERVED RSLOTCNT
R-0h R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 12-19. RSLOT Register Field Descriptions
Bit Field Type Reset Description
31-9 RESERVED R 0h
Reserved. The reserved bit location always returns the default value.
A value written to this field has no effect. If writing to this field,
always write the default value for future device compatibility.
8-0 RSLOTCNT R 0h
Current receive time slot count. Legal values: 0 or 1