I2C Registers
www.ti.com
258
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Inter-Integrated Circuit (I
2
C) Interface
7.3.23 I2CFIFODATA Register (Offset = F00h) [reset = 0h]
I2CFIFODATA is shown in Figure 7-36 and described in Table 7-27.
Return to Summary Table.
The I2C FIFO Data (I2CFIFODATA) register contains the current value of the top of the RX or TX FIFO
stack being used in the a transfer.
Figure 7-36. I2CFIFODATA Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESERVED DATA
R-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 7-27. I2CFIFODATA Register Field Descriptions
Bit Field Type Reset Description
31-8 RESERVED R 0h
7-0 DATA R/W 0h
I2C RX FIFO Data Byte
This field contains the current byte being read in the RX FIFO stack.
This field contains the current byte written to the TX FIFO. For back
to back transmit operations, the application should not switch
between writing to the I2CSDR register and the I2CFIFODATA.
To Next Page
Loading...
