Texas Instruments CC3235 SimpleLink Series - WDTCLKEN Register; WDTCLKEN Register Field Descriptions

PRCM Registers www.ti.com
554
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Power, Reset, and Clock Management
15.6.24 WDTCLKEN Register (offset = 78h) [reset = 0h]
WDTCLKEN is shown in Figure 15-27 and described in Table 15-27.
Figure 15-27. WDTCLKEN Register
31 30 29 28 27 26 25 24
RESERVED BAUDCLKSEL
R-0h R/W-0h
23 22 21 20 19 18 17 16
RESERVED DSLPCLKEN
R-0h R/W-0h
15 14 13 12 11 10 9 8
NU1 SLPCLKEN
R-0h R/W-0h
7 6 5 4 3 2 1 0
NU2 RUNCLKEN
R-0h R/W-0h
Table 15-27. WDTCLKEN Register Field Descriptions
Bit Field Type Reset Description
31-26 RESERVED R 0h
25-24 BAUDCLKSEL R/W 0h
WDOG_A_BAUD_CLK_SEL
00h = Sysclk
01h = REF_CLK (38.4 MHz)
10/11"h = Slow_clk
23-17 RESERVED R 0h
16 DSLPCLKEN R/W 0h
WDOG_A_DSLP_CLK_ENABLE
0h = Disable WDOG_A clock during deep-sleep mode
1h = Enable WDOG_A clock during deep-sleep mode
15-9 NU1 R 0h
8 SLPCLKEN R/W 0h
WDOG_A_SLP_CLK_ENABLE
0h = Disable WDOG_A clock during sleep mode
1h = Enable WDOG_A clock during sleep mode
7-1 NU2 R 0h
0 RUNCLKEN R/W 0h
WDOG_A_RUN_CLK_ENABLE
0h = Disable WDOG_A clock during run mode
1h = Enable WDOG_A clock during run mode