SHA-MD5 Registers
www.ti.com
708
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
SHA/MD5 Accelerator
19.2.1 SHAMD5_ODIGEST_A Register (Offset = 0h) [reset = 0h]
SHAMD5_ODIGEST_A is shown in Figure 19-5 and described in Table 19-12.
Return to Summary Table.
WRITE: Outer Digest [127:96] for MD5, [159:128] for SHA-1, [255:224] for SHA-2 / HMAC Key [31:0] for
HMAC key proc
READ: Outer Digest [127:96] for MD5, [159:128] for SHA-1, [255:224] for SHA-2
Figure 19-5. SHAMD5_ODIGEST_A Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DATA
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 19-12. SHAMD5_ODIGEST_A Register Field Descriptions
Bit Field Type Reset Description
31-0 DATA R/W 0h
Data