AES Registers
www.ti.com
654
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Advance Encryption Standard Accelerator (AES)
Table 17-36. AES_REVISION Register Field Descriptions (continued)
Bit Field Type Reset Description
5-0 Y_MINOR RO 0h
Minor Revision (Y), maintained by IP specification owner.
Y changes ONLY when:
(1) Features are scaled (up or down). Flexibility exists in that this
feature scalability may either be represented in the Y change or a
specific register in the IP that indicates which features are exactly
available.
(2) When feature creeps from Is-Not list to Is list. But this may not be
the case once it sees silicon; in which case X changes.
Y does NOT change due to:
(1) Bug fixes
(2) Typos or clarifications
(3) major functional or feature changes, additions, and deletions.
Instead, these changes may be reflected through R, S, and X, as
applicable.
Spec owner maintains a customer-invisible number 'S' which
changes due to:
(1) Typos and clarifications
(2) Bug documentation. Note that this bug is not due to a spec
change but due to implementation. Nevertheless, the spec tracks the
IP bugs. An RTL release (say for silicon PG1.1) that occurs due to
bug fix should document the corresponding spec number (X.Y.S) in
its release notes.
To Next Page