Texas Instruments CC3235 SimpleLink Series - SLPWAKEEN Register

PRCM Registers www.ti.com
576
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Power, Reset, and Clock Management
15.6.46 SLPWAKEEN Register (offset = 110h) [reset = 0h]
SLPWAKEEN is shown in Figure 15-49 and described in Table 15-49.
Figure 15-49. SLPWAKEEN Register
31 30 29 28 27 26 25 24
RESERVED
R-0h
23 22 21 20 19 18 17 16
RESERVED
R-0h
15 14 13 12 11 10 9 8
RESERVED
R-0h
7 6 5 4 3 2 1 0
RESERVED EITBYNWP EXITBYTIMR
R-0h R/W-0h R/W-0h
Table 15-49. SLPWAKEEN Register Field Descriptions
Bit Field Type Reset Description
31-2 RESERVED R 0h
1 EITBYNWP R/W 0h
SLP_WAKE_FROM_NWP_ENABLE
0h = Disable the sleep wakeup due to NWP request
1h = Enable the sleep wakeup due to NWP request
0 EXITBYTIMR R/W 0h
SLP_WAKE_TIMER_ENABLE
0h = Disable the sleep wakeup due to sleep-timer
1h = Enable the sleep wakeup due to sleep-timer