Texas Instruments CC3235 SimpleLink Series - I2 CLCKEN Register; I2 CLCKEN Register Field Descriptions

PRCM Registers www.ti.com
570
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Power, Reset, and Clock Management
15.6.40 I2CLCKEN Register (offset = D8h) [reset = 0h]
I2CLCKEN is shown in Figure 15-43 and described in Table 15-43.
Figure 15-43. I2CLCKEN Register
31 30 29 28 27 26 25 24
RESERVED
R-0h
23 22 21 20 19 18 17 16
RESERVED DSLPCLKEN
R-0h R/W-0h
15 14 13 12 11 10 9 8
NU1 SLPCLKEN
R-0h R/W-0h
7 6 5 4 3 2 1 0
NU2 RUNCLKEN
R-0h R/W-0h
Table 15-43. I2CLCKEN Register Field Descriptions
Bit Field Type Reset Description
31-17 RESERVED R 0h
16 DSLPCLKEN R/W 0h
I2C_DSLP_CLK_ENABLE
0h = Disable the I
2
C clock during deep-sleep
1h = Enable the I
2
C clock during deep-sleep
15-9 NU1 R 0h
8 SLPCLKEN R/W 0h
I2C_SLP_CLK_ENABLE
0h = Disable the I
2
C clock during sleep
1h = Enable the I
2
C clock during sleep
7-1 NU2 R 0h
0 RUNCLKEN R/W 0h
I2C_RUN_CLK_ENABLE
0h = Disable the I
2
C clock during run
1h = Enable the I
2
C clock during run