SD-HOST Registers
www.ti.com
386
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
SD Host Controller Interface
11.7.9 MMCHS_RSP76 Register (Offset = 21Ch) [reset = 0h]
Command Response[127:96] register
MMCHS_RSP76 is shown in Figure 11-10 and described in Table 11-13.
Return to Summary Table.
This 32-bit register holds bits positions [127:96] of command response type R2.
Figure 11-10. MMCHS_RSP76 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RSP7 RSP6
R-0h R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 11-13. MMCHS_RSP76 Register Field Descriptions
Bit Field Type Reset Description
31-16 RSP7 R 0h
R1b (Auto CMD12 response): Command Response [39:24]
R2: Command Response [127:112]
15-0 RSP6 R 0h
R1b (Auto CMD12 response): Command Response [23:8]
R2: Command Response [111:96]