Texas Instruments CC3235 SimpleLink Series - Master TRANSMIT of Multiple Data Bytes

Idle
W
rite Slave
Address to
I2CMSA
W
rite data to
I2CMDR
Sequence
may be
omitted in a
Single Master
system
Read I2CMCS
NO
BUSY
bit=0?
Read I2CMCS
YES
NO
ERROR bit=0?
NO
BUSBSY
bit=0?
YES
YES
W
rite data to
I2CMDR
NO
ARBLST
bit=1?
Write ---0-011
to I2CMCS
Write ---0- 001
NO
to I2CMCS
Index=n?
W
rite ---0-100
to I2CMCS
YES
YES
Error
Service
W
rite ---0-101
to I2CMCS
Idle
Read I2CMCS
NO
BUSY
bit=0?
YES
Error S
ervice
NO
ERROR bit=0?
YES
Idle
Functional Description www.ti.com
216
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Inter-Integrated Circuit (I
2
C) Interface
Figure 7-9. Master TRANSMIT of Multiple Data Bytes