DES Registers
www.ti.com
684
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Data Encryption Standard Accelerator (DES)
18.5.11 DES_IV_L Register (Offset = 1018h) [reset = 0h]
DES_IV_L is shown in Figure 18-18 and described in Table 18-18.
Return to Summary Table.
Initialization vector LSW
Figure 18-18. DES_IV_L Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
IV_L
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 18-18. DES_IV_L Register Field Descriptions
Bit Field Type Reset Description
31-0 IV_L R/W 0h
Initialization vector for CBC, CFB modes.
To Next Page
Loading...
