Texas Instruments CC3235 SimpleLink Series - AES_KEY2_4 Register; AES_KEY2_5 Register; AES_KEY2_4 Register Field Descriptions; AES_KEY2_5 Register Field Descriptions

AES Registers www.ti.com
634
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Advance Encryption Standard Accelerator (AES)
17.4.3 AES_KEY2_4 Register (Offset = 8h) [reset = 0h]
AES_KEY2_4 is shown in Figure 17-16 and described in Table 17-6.
Return to Summary Table.
XTS/CCM second key, CBC-MAC third key (LSW).
Figure 17-16. AES_KEY2_4 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
KEY
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-6. AES_KEY2_4 Register Field Descriptions
Bit Field Type Reset Description
31-0 KEY R/W 0h
Key data
17.4.4 AES_KEY2_5 Register (Offset = Ch) [reset = 0h]
AES_KEY2_5 is shown in Figure 17-17 and described in Table 17-7.
Return to Summary Table.
XTS second key (MSW for 192-bit key), CBC-MAC third key.
Figure 17-17. AES_KEY2_5 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
KEY
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-7. AES_KEY2_5 Register Field Descriptions
Bit Field Type Reset Description
31-0 KEY R/W 0h
Key data