Texas Instruments CC3235 SimpleLink Series - AES_IV_IN_0 Register; AES_IV_IN_1 Register; AES_IV_IN_0 Register Field Descriptions; AES_IV_IN_1 Register Field Descriptions

www.ti.com AES Registers
641
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Advance Encryption Standard Accelerator (AES)
17.4.17 AES_IV_IN_0 Register (Offset = 40h) [reset = 0h]
AES_IV_IN_0 is shown in Figure 17-30 and described in Table 17-20.
Return to Summary Table.
Initialization vector input (LSW)
Figure 17-30. AES_IV_IN_0 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DATA
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-20. AES_IV_IN_0 Register Field Descriptions
Bit Field Type Reset Description
31-0 DATA R/W 0h
IV data
17.4.18 AES_IV_IN_1 Register (Offset = 44h) [reset = 0h]
AES_IV_IN_1 is shown in Figure 17-31 and described in Table 17-21.
Return to Summary Table.
Initialization vector input
Figure 17-31. AES_IV_IN_1 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DATA
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-21. AES_IV_IN_1 Register Field Descriptions
Bit Field Type Reset Description
31-0 DATA R/W 0h
IV data