Texas Instruments CC3235 SimpleLink Series - Page 326

Timer Registers www.ti.com
326
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
General-Purpose Timers
Table 9-13. GPTMIMR Register Field Descriptions (continued)
Bit Field Type Reset Description
4 TAMIM R/W X
GPTM Timer A Match Interrupt Mask. The TAMIM values are
defined as follows:
0h = Interrupt is disabled.
1h = Interrupt is enabled.
3 RESERVED R X
2 CAEIM R/W X
GPTM Timer A Capture Mode Event Interrupt Mask. The CAEIM
values are defined as follows:
0h = Interrupt is disabled.
1h = Interrupt is enabled.
1 CAMIM R/W X
GPTM Timer A Capture Mode Match Interrupt Mask. The CAMIM
values are defined as follows:
0h = Interrupt is disabled.
1h = Interrupt is enabled.
0 TATOIM R/W X
GPTM Timer A Time-Out Interrupt Mask. The TATOIM values are
defined as follows:
0h = Interrupt is disabled.
1h = Interrupt is enabled.