www.ti.com
22
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
List of Figures
17-52. DTHE_AES_RIS Register ............................................................................................... 660
17-53. DTHE_AES_MIS Register............................................................................................... 661
17-54. DTHE_AES_IC Register ................................................................................................. 662
18-1. DES Block Diagram ...................................................................................................... 665
18-2. DES – ECB Feedback Mode............................................................................................ 667
18-3. DES3DES – CBC Feedback Mode..................................................................................... 667
18-4. DES3DES – CFB Feedback Mode..................................................................................... 668
18-5. DES Polling Mode ........................................................................................................ 670
18-6. DES Interrupt Service .................................................................................................... 671
18-7. DES Context Input Event Service ...................................................................................... 672
18-8. DTHE_DES_IM Register................................................................................................. 674
18-9. DTHE_DES_RIS Register ............................................................................................... 675
18-10. DTHE_DES_MIS Register............................................................................................... 676
18-11. DTHE_DES_IC Register................................................................................................. 677
18-12. DES_KEY3_L Register .................................................................................................. 678
18-13. DES_KEY3_H Register .................................................................................................. 679
18-14. DES_KEY2_L Register .................................................................................................. 680
18-15. DES_KEY2_H Register .................................................................................................. 681
18-16. DES_KEY1_L Register .................................................................................................. 682
18-17. DES_KEY1_H Register .................................................................................................. 683
18-18. DES_IV_L Register....................................................................................................... 684
18-19. DES_IV_H Register ...................................................................................................... 685
18-20. DES_CTRL Register ..................................................................................................... 686
18-21. DES_LENGTH Register ................................................................................................. 687
18-22. DES_DATA_L Register .................................................................................................. 688
18-23. DES_DATA_H Register.................................................................................................. 689
18-24. DES_SYSCONFIG Register ............................................................................................ 690
18-25. DES_IRQSTATUS Register ............................................................................................. 691
18-26. DES_IRQENABLE Register ............................................................................................. 692
19-1. SHA/MD5 Module Block Diagram ...................................................................................... 694
19-2. SHA/MD5 Polling Mode.................................................................................................. 703
19-3. SHA/MD5 Interrupt Subroutine.......................................................................................... 704
19-4. Overview of Public World, Inner and Outer Digest Registers, and Usage for MD5, SHA-1, and SHA-
224/256..................................................................................................................... 706
19-5. SHAMD5_ODIGEST_A Register ....................................................................................... 708
19-6. SHAMD5_ODIGEST_B Register ....................................................................................... 709
19-7. SHAMD5_ODIGEST_C Register ....................................................................................... 710
19-8. SHAMD5_ODIGEST_D Register ....................................................................................... 711
19-9. SHAMD5_ODIGEST_E Register ....................................................................................... 712
19-10. SHAMD5_ODIGEST_F Register ....................................................................................... 713
19-11. SHAMD5_ODIGEST_G Register ....................................................................................... 714
19-12. SHAMD5_ODIGEST_H Register ....................................................................................... 715
19-13. SHAMD5_IDIGEST_A Register......................................................................................... 716
19-14. SHAMD5_IDIGEST_B Register......................................................................................... 717
19-15. SHAMD5_IDIGEST_C Register ........................................................................................ 718
19-16. SHAMD5_IDIGEST_D Register ........................................................................................ 719
19-17. SHAMD5_IDIGEST_E Register......................................................................................... 720
19-18. SHAMD5_IDIGEST_F Register......................................................................................... 721
19-19. SHAMD5_IDIGEST_G Register ........................................................................................ 722
To Next Page
Loading...
