www.ti.com
26
SWRU543–January 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
List of Tables
4-10. DMA_(OFFSET_FROM_DMA_BASE_ADDRESS) Registers...................................................... 132
4-11. DMA_STAT Register Field Descriptions............................................................................... 133
4-12. DMA_CFG Register Field Descriptions................................................................................ 134
4-13. DMA_CTLBASE Register Field Descriptions ......................................................................... 135
4-14. DMA_ALTBASE Register Field Descriptions ......................................................................... 136
4-15. DMA_WAITSTAT Register Field Descriptions........................................................................ 137
4-16. DMA_SWREQ Register Field Descriptions ........................................................................... 138
4-17. DMA_USEBURSTSET Register Field Descriptions.................................................................. 139
4-18. DMA_USEBURSTCLR Register Field Descriptions.................................................................. 140
4-19. DMA_REQMASKSET Register Field Descriptions................................................................... 141
4-20. DMA_REQMASKCLR Register Field Descriptions................................................................... 142
4-21. DMA_ENASET Register Field Descriptions........................................................................... 143
4-22. DMA_ENACLR Register Field Descriptions........................................................................... 144
4-23. DMA_ALTSET Register Field Descriptions ........................................................................... 145
4-24. DMA_ALTCLR Register Field Descriptions ........................................................................... 146
4-25. DMA_PRIOSET Register Field Descriptions.......................................................................... 147
4-26. DMA_PRIOCLR Register Field Descriptions.......................................................................... 148
4-27. DMA_ERRCLR Register Field Descriptions........................................................................... 149
4-28. DMA_CHASGN Register Field Descriptions .......................................................................... 150
4-29. DMA_CHMAP0 Register Field Descriptions .......................................................................... 151
4-30. DMA_CHMAP1 Register Field Descriptions .......................................................................... 152
4-31. DMA_CHMAP2 Register Field Descriptions .......................................................................... 153
4-32. DMA_CHMAP3 Register Field Descriptions .......................................................................... 154
4-33. DMA_PV Register Field Descriptions .................................................................................. 155
5-1. GPIO Pad Configuration Examples .................................................................................... 160
5-2. GPIO Interrupt Configuration Examples ............................................................................... 160
5-3. GPIO Registers ........................................................................................................... 161
5-4. GPIODATA Register Field Descriptions ............................................................................... 162
5-5. GPIODIR Register Field Descriptions.................................................................................. 163
5-6. GPIOIS Register Field Descriptions.................................................................................... 164
5-7. GPIOIBE Register Field Descriptions .................................................................................. 165
5-8. GPIOIEV Register Field Descriptions .................................................................................. 166
5-9. GPIOIM Register Field Descriptions ................................................................................... 167
5-10. GPIORIS Register Field Descriptions.................................................................................. 168
5-11. GPIOMIS Register Field Descriptions.................................................................................. 169
5-12. GPIOICR Register Field Descriptions.................................................................................. 170
5-13. GPIO_TRIG_EN Register Field Descriptions ......................................................................... 171
5-14. GPIO Mapping ............................................................................................................ 171
6-1. Flow Control Mode........................................................................................................ 177
6-2. UART Registers........................................................................................................... 181
6-3. UARTDR Register Field Descriptions.................................................................................. 182
6-4. UARTRSR_UARTECR Register Field Descriptions.................................................................. 183
6-5. UARTFR Register Field Descriptions .................................................................................. 185
6-6. UARTIBRD Register Field Descriptions ............................................................................... 187
6-7. UARTFBRD Register Field Descriptions .............................................................................. 188
6-8. UARTLCRH Register Field Descriptions .............................................................................. 189
6-9. UARTCTL Register Field Descriptions................................................................................. 191
6-10. UARTIFLS Register Field Descriptions ................................................................................ 193
6-11. UARTIM Register Field Descriptions................................................................................... 194