EasyManuals Logo

Analog Devices SHARC ADSP-21368 User Manual

Analog Devices SHARC ADSP-21368
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #864 background imageLoading...
Page #864 background image
Index
I-8 ADSP-21368 SHARC Processor Hardware Reference
DMA (continued)
master mode operation, 6-15
memory-to-memory, 2-48
multiple chain requests, 2-18
non-chained, 2-13
parameter registers, 2-17
ping-pong, 7-22 to 7-24
ping-pong enable (IDP_PING) bits,
A-68
sequence start, end, 2-14
sequences, TCB loading, 2-16
slave mode operation, 6-19
SPI chain pointer registers, A-65
SPI count registers, A-64
SPI modifier registers, A-64
SPI slave mode, 6-11, 6-12
SPORT chain status bits (DMACHSxy),
A-43
SPORT index registers, A-50
SPORT modify registers, A-50
SPORT status bit (DMASxy), A-43
switching from receive to transmit mode,
6-24
switching from transmit to receive mode,
6-23
transfers in IDP, 7-20
transmit or receive operations (SPI), 6-16
UART, 11-7
DMA enable bits (all peripherals), 2-48
DMA registers
channel listed, 2-32
DMACx (external port DMA registers),
A-14
Dolby, DTS audio standards, 9-16
double frequencey mode, single channel,
9-8
DPI
connections, group A, 4-52 to 4-56
connections, group B, 4-56 to 4-60
connections, group C, 4-60 to 4-64
DPI (continued)
default configuration, 4-51
input routing (group A) signals, 4-52
interrupts, 4-67
pin assignment (group B) signals, 4-56
pin enable (group C) signals, 4-60
registers, A-109
DSP serial mode, 5-74
DSxEN (SPI device select) bits, 6-15, A-58
DTYPE (data type) bits, 5-61, A-37
DSP serial mode data formatting,
5-46
multichannel data formatting, 5-46
duty cycles and dead time in PWM, 8-8
DXS_A (data buffer channel B status) bit,
A-40
DXS_B, DSX_A (data buffer channel A/B
status) bit, 5-66, A-39, A-40
E
early vs. late frame syncs, 5-40
edge-related interrupts
four conditions, 4-70
EEMUINENS bit, A-182
EEMUINFULLS bit, A-182
EEMUOUIRQENS bit, A-181
EEMUOUTRDY bit, A-181
EEMUSTAT register, A-179
EIPPx (DMA external index) registers,
2-27
ELSI (enable RX status interrupt) bit, 11-9,
A-123
EMPPx (DMA external modify) registers,
2-28
EMUI (emulator lower priority interrupt)
bit, B-14, B-18, B-19, B-21, B-23,
B-26
emulator
interrupt (EMUI) bit, B-14, B-18, B-19,
B-21, B-23, B-26

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Analog Devices SHARC ADSP-21368 and is the answer not in the manual?

Analog Devices SHARC ADSP-21368 Specifications

General IconGeneral
BrandAnalog Devices
ModelSHARC ADSP-21368
CategoryComputer Hardware
LanguageEnglish

Related product manuals