EasyManuals Logo

Analog Devices SHARC ADSP-21368 User Manual

Analog Devices SHARC ADSP-21368
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #863 background imageLoading...
Page #863 background image
ADSP-21368 SHARC Processor Hardware Reference I-7
Index
data (continued)
packing and unpacking, 5-45
data buffers, in serial ports, 5-4
data bus (DATA) pins, 3-20
data direction control (SPTRAN) bit, 5-64,
A-39
data fetch, external port, 3-25
data memory breakpoint hit (STATDx)
bit, A-181
data pin multiplexing, A-8
data pins, function of, 14-7
data ready (DR) status flag (UART), 11-5
data status (DXS_A, DSX_B) bits, 5-66
data type, 5-46
formatting (multichannel), 5-46
formatting (non-multichannel), 5-46
select (DTYPE) bit, 5-61, A-37
data words
in FIFO, 7-15
packing, 5-45, 14-42
single word transfers, 5-81
transferring, 2-49, 5-4, 5-17, 5-22, 5-31,
5-37, 6-33
UART, 11-4
data-independent frame sync, 5-41
(DIFS) mode, 5-41
dead time equation, 8-8
definition
burst type, SDRAM, 3-32
CAS latency, SDRAM, 3-32
CBR, SDRAM, 3-33
delay line DMA, 2-40
diagrams
uniprocessor system with multiple
SDRAM devices diagram, 3-46, 3-47
DIFS (data independent frame sync select)
bit, A-38
digital audio interface. See DAI
DIVEN (PLL divider enable) bit, A-170,
A-172
division multiplexed (TDM) mode, time,
9-19
divisor
clock output, 13-3
reset, UART, 11-12
SPORT (DIVx) registers, 5-6,
A-44
divisor, UART, 11-11, A-125
DIVx (divisor) registers, 5-6, 5-69, A-44
DLAB (divisor latch access) bit, 11-6, 11-7,
A-119, A-122, A-123
DMA
See also I/O processor, external port, SPI,
SPORTs
active chain TCB, 2-41
and UART, 2-44
chain insertion mode, 2-41
chain insertion, active chain, 2-41
chaining in SPI, 2-42
channel buffer registers, listed, 2-32
channel parameter registers, 2-32
channel priority, 2-19
complete interrupt, 2-8
configuring in the I/O processor, 2-2
control registers, 2-32
controller enhancements, 1-11
count registers, A-73
data buffer registers, 2-25
delay line, 2-40
enable bits, 2-48
enabling, 2-48
error interrupts, 6-25
external port throughput, 3-18
IDP index registers, A-70
IDP modify registers, A-71
index registers, 2-29, A-72
input data port enable (IDP_DMA_EN)
bit, 7-20
interrupt regeneration, 2-11
interrupt-driven, 2-8
latency, 2-13

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Analog Devices SHARC ADSP-21368 and is the answer not in the manual?

Analog Devices SHARC ADSP-21368 Specifications

General IconGeneral
BrandAnalog Devices
ModelSHARC ADSP-21368
CategoryComputer Hardware
LanguageEnglish

Related product manuals