EasyManua.ls Logo

NXP Semiconductors MPC5606S - GPIO Power Supply Configuration

NXP Semiconductors MPC5606S
1344 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Voltage Regulators and Power Supplies
MPC5606S Microcontroller Reference Manual, Rev. 7
1232 Freescale Semiconductor
40.5 GPIO power supply configuration
The GPIO pins on this device are organized in five separate banks. Each bank has associated VDD/VSS
power supply pairs. The five banks of GPIO can be powered independently, allowing these banks to be run
at different voltages in the 3.0 V to 5.5 V range.
Table 40-4 describes the GPIO banks, their main functions, supply pins and associated port pins. For full
details of GPIO functionality, refer to Chapter 3, Signal Description.
Table 40-4. GPIO power bank supplies and functionality
GPIO bank Available functions
1
1
Not all functions are available simultaneously. Refer to Chapter 3, Signal Description.
Supply pins Port pins
Stepper Motor Bank Stepper Motors [1:0], eMIOS
Stepper Motors [3:2], eMIOS
Stepper Motors [5:4], eMIOS
VDDMA
2
, VSSMA
VDDMB
2
, VSSMB
VDDMC
2
, VSSMC
2
If VDDMA, VDDMB, and VDDMC are all powered, the must all be connected to the same supply level.
PortD[7:0]
PortD[15:8]
PortE[7:0]
Analog Bank 0 ADC, 32 kHz SXOSC VDDE_C, VSSE_C PortC[15:0]
Digital Bank 0 DCU, QuadSPI, LCD, eMIOS, I2C,
CAN, LIN
VDDE_A, VSSE_A PortA[15:0]
PortF[15:3, 1:0]
PortG[12:0]
PortH[5]
Digital Bank 1 CAN, LIN, I2C, SPI, eMIOS, PDI,
ADC-MUX, Nexus
3
3
Nexus available on dedicated pins in Digital Bank 1 for 208MAPBGA package option and as a multiplexed option
on 176LQFP package option
VDDE_B, VSSE_B PortB[13:12, 9:4]
PortF[2]
PortH[4:0]
PortJ[7:4]
PortK[11:2]
RESET
Digital Bank 2 CAN, LIN, eMIOS, PDI VDDE_E, VSSE_E PortB[11:10, 3:0]
PortJ[15:8, 3:0]
PortK[1:0]

Table of Contents

Related product manuals