EasyManuals Logo

NXP Semiconductors MPC5606S User Manual

NXP Semiconductors MPC5606S
1344 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #674 background imageLoading...
Page #674 background image
FlexCAN
MPC5606S Microcontroller Reference Manual, Rev. 7
672 Freescale Semiconductor
18.2.2 Signal descriptions
18.2.2.1 CAN Rx
This pin is the receive pin from the CAN bus transceiver. Dominant state is represented by logic level 0.
Recessive state is represented by logic level 1.
18.2.2.2 CAN Tx
This pin is the transmit pin to the CAN bus transceiver. Dominant state is represented by logic level 0.
Recessive state is represented by logic level 1.
18.3 Memory map and register description
This section describes the registers and data structures in the FlexCAN module. The base address of the
module depends on the particular memory map of the MCU. The addresses presented here are relative to
the base address.
The address space occupied by FlexCAN has 96 bytes for registers starting at the module base address,
followed by MB storage space in embedded RAM starting at address 0x0060, and an extra ID Mask
storage space in a separate embedded RAM starting at address 0x0880.
18.3.1 FlexCAN memory mapping
The complete memory map for a FlexCAN module with 64 MB capability is shown in Table 18-2. Each
individual register is identified by its complete name and the corresponding mnemonic. The access type
can be Supervisor (S) or Unrestricted (U). Most of the registers can be configured to have either Supervisor
or Unrestricted access by programming the SUPV bit in the MCR Register. These registers are identified
as S/U in the access column of
Table 18-2.
The IFRH and IMRH registers are considered reserved space when FlexCAN is configured with 16 or 32
MBs. The Rx Global Mask (RXGMASK), Rx Buffer 14 Mask (RX14MASK), and the Rx Buffer 15 Mask
(RX15MASK) registers are provided for backwards compatibility, and are not used when the BCC bit in
MCR is asserted.
The address ranges 0x0060–0x047F and 0x0880–0x097F are occupied by two separate embedded
memories. These two ranges are completely occupied by RAM (1056 and 256 bytes, respectively) only
when FlexCAN is configured with 64 MBs. When it is configured with 16 MBs, the memory sizes are 288
Table 18-1. FlexCAN Signals
Signal Name
1
1
The actual MCU pins may have different names. Please consult the Device User Guide for the actual
signal names.
Direction Description
CAN Rx Input CAN Receive Pin
CAN Tx Output CAN Transmit Pin

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors MPC5606S and is the answer not in the manual?

NXP Semiconductors MPC5606S Specifications

General IconGeneral
BrandNXP Semiconductors
ModelMPC5606S
CategoryMicrocontrollers
LanguageEnglish

Related product manuals