EasyManua.ls Logo

NXP Semiconductors MPC5606S - Feature Details

NXP Semiconductors MPC5606S
1344 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Overview
MPC5606S Microcontroller Reference Manual, Rev. 7
48 Freescale Semiconductor
Mode Entry Module (MC_ME) to control the device power mode, in other words, Run, Halt, Stop,
or Standby control mode transition sequences, and manage the power control, voltage regulator,
clock generation, and clock management modules
Reset Generation Module (MC_RGM) to manage reset assertion and release to the device at initial
startup
Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class Two Plus standard
Device/board boundary-scan testing supported per Joint Test Action Group (JTAG) of IEEE (IEEE
1149.1)
On-chip voltage regulator controller for regulating the 3.3 or 5 V supply voltage down to 1.2 V for
core logic (requires external ballast transistor)
The MPC5606S microcontrollers are offered in the following packages:
1
144 LQFP, 0.5 mm pitch, 20 mm 20 mm outline
176 LQFP, 0.5 mm pitch, 24 mm 24 mm outline
208 MAPBGA, 1.0 mm pitch, 17 mm 17 mm outline (not a production package; available in
limited quantities for tool development only)
1.5 Feature details
1.5.1 Low-power operation
MPC5606S devices are designed for optimized low-power operation and dynamic power management of
the core processor and peripherals. Power management features include software-controlled clock gating
of peripherals and multiple power domains to minimize leakage in low-power modes.
There are two static low-power modes, Standby and Stop, and six dynamic power modes—five Run modes
and Halt. Both low-power modes use clock gating to halt the clock for all or part of the device. Standby
mode also uses power gating to automatically turn off the power supply to parts of the device to minimize
leakage.
Standby mode turns off the power to the majority of the chip to offer the lowest power consumption mode.
The contents of the cores, on-chip peripheral registers, and potentially some of the volatile memory are
lost. Standby mode is configurable to make certain features available, with the disadvantage that these
consume additional current:
It is possible to retain the contents of the full RAM or only 8 KB.
It is possible to enable the internal 16 MHz or 128 kHz RC oscillator, the external 4–16 MHz
oscillator, or the external 32 KHz oscillator.
It is possible to keep the LCD module active.
The device can be awakened from Standby mode from any of as many as 19 I/O pins, from a reset, or from
a periodic wakeup using a low-power oscillator.
1. See the device comparison table or orderable parts summary for package offerings for each device in the family.

Table of Contents

Related product manuals