EasyManua.ls Logo

NXP Semiconductors MPC5606S - Page 693

NXP Semiconductors MPC5606S
1344 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
FlexCAN
MPC5606S Microcontroller Reference Manual, Rev. 7
Freescale Semiconductor 691
BIT1_ERR Bit1 Error
This bit indicates when an inconsistency occurs between the transmitted and the received bit in a
message.
0 No such occurrence
1 At least one bit sent as recessive is received as dominant
Note: This bit is not set by a transmitter in case of arbitration field or ACK slot, or in case of a node
sending a passive error flag that detects dominant bits.
BIT0_ERR Bit0 Error
This bit indicates when an inconsistency occurs between the transmitted and the received bit in a
message.
0 No such occurrence
1 At least one bit sent as dominant is received as recessive
ACK_ERR Acknowledge Error
This bit indicates that an Acknowledge Error has been detected by the transmitter node; that is, a
dominant bit has not been detected during the ACK SLOT.
0 No such occurrence
1 An ACK error occurred since last read of this register
CRC_ERR Cyclic Redundancy Check Error
This bit indicates that a CRC Error has been detected by the receiver node; that is, the calculated
CRC is different from the received.
0 No such occurrence
1 A CRC error occurred since last read of this register
FRM_ERR Form Error
This bit indicates that a Form Error has been detected by the receiver node; that is, a fixed-form bit
field contains at least one illegal bit.
0 No such occurrence
1 A Form Error occurred since last read of this register
STF_ERR Stuffing Error
This bit indicates that a Stuffing Error has been detected.
0 No such occurrence.
1 A Stuffing Error occurred since last read of this register
TX_WRN TX Error Counter
This bit indicates when repetitive errors are occurring during message transmission.
0 No such occurrence
1 TX_Err_Counter 96
RX_WRN Rx Error Counter
This bit indicates when repetitive errors are occurring during message reception.
0 No such occurrence
1 Rx_Err_Counter 96
IDLE CAN bus Idle state
This bit indicates when CAN bus is in Idle state.
0 No such occurrence
1 CAN bus is now idle
Table 18-12. Error and Status Register (ESR) field descriptions (continued)
Field Description

Table of Contents

Related product manuals