EasyManua.ls Logo

NXP Semiconductors MPC5606S - Page 72

NXP Semiconductors MPC5606S
1344 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Overview
MPC5606S Microcontroller Reference Manual, Rev. 7
70 Freescale Semiconductor
In general, when an individual module is enabled for use, all of the detail required to configure and operate
it is contained in the dedicated chapter. In some cases there are multiple implementations of this module;
however, there is only one chapter for each type of module in use. For this reason, the address of registers
in each module is normally provided as an offset from a base address that can be found in Chapter 2,
Memory Map. The benefit of this approach is that software developed for a particular module can be easily
reused on this device and on other related devices that use the same modules.
The steps to enable a module for use vary, but typically require configuration of the integration features of
the microcontroller. The module will normally have to be powered and enabled at the system level, then a
clock may have to be explicitly chosen, and finally, if required, the input and output connections to the
external system must be configured.
The primary integration chapters of the reference manual contain most of the information required to
enable the modules. There are special cases where a chapter may describe module functionality and some
integration features for convenience — for example, the microcontroller input/output (SIUL) module.
Integration and functional content is provided in the manual as shown in Table 1-6.
Table 1-6. Reference manual integration and functional content
Chapter Integration content Functional content
Overview The main features on chip
A summary of the functions provided by
each module
Memory Map How the memory map is allocated,
including:
Internal RAM
Flash memory
External memory-mapped resources
and the location of the registers used by
the peripherals
1
Signal Description How the signals from each of the modules
are combined and brought to a particular
pin on a package
Boot Assist Module CPU boot sequence from reset Implementation of the boot options if
internal flash memory is not used
Clock Description Clocking architecture of the device (which
clock is available for the system and each
peripheral)
Description of operation of different clock
sources
DMA Channel Mux Source values for module DMA channels How to connect a module DMA channel to
the eDMA module
Interrupt Controller Interrupt vector table Operation of the module
Mode Entry Module Module numbering for control and status Operation of operating modes
System Integration Unit
Lite
How input signals are mapped to individual
modules including external interrupt pins
Operation of GPIO
Voltage regulators and
power supplies
Power distribution to the MCU and in
particular to different I/O banks
Wakeup Unit Allocation of inputs to the Wakeup Unit Operation of the wakeup feature

Table of Contents

Related product manuals