EasyManua.ls Logo

Infineon TRAVEO T2G - 19.2.6 CH 5; 19.2.7 CH 6; 19.2.8 CH 7; 19.2.9 CH 8

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
Register Name Address Permission Description
PASS0_SAR1_CH4_WORK
0x40901920 FULL Working data register
PASS0_SAR1_CH4_RESULT
0x40901924 FULL Result data register
PASS0_SAR1_CH4_GRP_STAT
0x40901928 FULL Group status register
PASS0_SAR1_CH4_ENABLE
0x40901938 FULL Enable register
PASS0_SAR1_CH4_TR_CMD
0x4090193C FULL Software triggers
19.2.6 CH 5
Register Name Address Permission Description
PASS0_SAR1_CH5_TR_CTL
0x40901940 FULL Trigger control.
PASS0_SAR1_CH5_SAMPLE_CTL
0x40901944 FULL Sample control.
PASS0_SAR1_CH5_POST_CTL
0x40901948 FULL Post processing control
PASS0_SAR1_CH5_RANGE_CTL
0x4090194C FULL Range thresholds
PASS0_SAR1_CH5_INTR
0x40901950 FULL Interrupt request register.
PASS0_SAR1_CH5_INTR_SET
0x40901954 FULL Interrupt set request register
PASS0_SAR1_CH5_INTR_MASK
0x40901958 FULL Interrupt mask register.
PASS0_SAR1_CH5_INTR_MASKED
0x4090195C FULL Interrupt masked request register
PASS0_SAR1_CH5_WORK
0x40901960 FULL Working data register
PASS0_SAR1_CH5_RESULT
0x40901964 FULL Result data register
PASS0_SAR1_CH5_GRP_STAT
0x40901968 FULL Group status register
PASS0_SAR1_CH5_ENABLE
0x40901978 FULL Enable register
PASS0_SAR1_CH5_TR_CMD
0x4090197C FULL Software triggers
19.2.7 CH 6
Register Name Address Permission Description
PASS0_SAR1_CH6_TR_CTL
0x40901980 FULL Trigger control.
PASS0_SAR1_CH6_SAMPLE_CTL
0x40901984 FULL Sample control.
PASS0_SAR1_CH6_POST_CTL
0x40901988 FULL Post processing control
PASS0_SAR1_CH6_RANGE_CTL
0x4090198C FULL Range thresholds
PASS0_SAR1_CH6_INTR
0x40901990 FULL Interrupt request register.
PASS0_SAR1_CH6_INTR_SET
0x40901994 FULL Interrupt set request register
PASS0_SAR1_CH6_INTR_MASK
0x40901998 FULL Interrupt mask register.
PASS0_SAR1_CH6_INTR_MASKED
0x4090199C FULL Interrupt masked request register
PASS0_SAR1_CH6_WORK
0x409019A0 FULL Working data register
PASS0_SAR1_CH6_RESULT
0x409019A4 FULL Result data register
PASS0_SAR1_CH6_GRP_STAT
0x409019A8 FULL Group status register
PASS0_SAR1_CH6_ENABLE
0x409019B8 FULL Enable register
PASS0_SAR1_CH6_TR_CMD
0x409019BC FULL Software triggers
19.2.8 CH 7
Register Name Address Permission Description
PASS0_SAR1_CH7_TR_CTL
0x409019C0 FULL Trigger control.
PASS0_SAR1_CH7_SAMPLE_CTL
0x409019C4 FULL Sample control.
PASS0_SAR1_CH7_POST_CTL
0x409019C8 FULL Post processing control
PASS0_SAR1_CH7_RANGE_CTL
0x409019CC FULL Range thresholds
PASS0_SAR1_CH7_INTR
0x409019D0 FULL Interrupt request register.
PASS0_SAR1_CH7_INTR_SET
0x409019D4 FULL Interrupt set request register
PASS0_SAR1_CH7_INTR_MASK
0x409019D8 FULL Interrupt mask register.
PASS0_SAR1_CH7_INTR_MASKED
0x409019DC FULL Interrupt masked request register
PASS0_SAR1_CH7_WORK
0x409019E0 FULL Working data register
PASS0_SAR1_CH7_RESULT
0x409019E4 FULL Result data register
PASS0_SAR1_CH7_GRP_STAT
0x409019E8 FULL Group status register
PASS0_SAR1_CH7_ENABLE
0x409019F8 FULL Enable register
PASS0_SAR1_CH7_TR_CMD
0x409019FC FULL Software triggers
19.2.9 CH 8
Register Name Address Permission Description
PASS0_SAR1_CH8_TR_CTL
0x40901A00 FULL Trigger control.
PASS0_SAR1_CH8_SAMPLE_CTL
0x40901A04 FULL Sample control.
PASS0_SAR1_CH8_POST_CTL
0x40901A08 FULL Post processing control
PASS0_SAR1_CH8_RANGE_CTL
0x40901A0C FULL Range thresholds
PASS0_SAR1_CH8_INTR
0x40901A10 FULL Interrupt request register.
PASS0_SAR1_CH8_INTR_SET
0x40901A14 FULL Interrupt set request register
PASS0_SAR1_CH8_INTR_MASK
0x40901A18 FULL Interrupt mask register.
1079
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals