Infineon TRAVEO T2G - 21 PERI_MS; 21.1 PPU_PR 0; 21.2 PPU_PR 1; 21.3 PPU_PR 2

Technical Reference Manual 002-29852 Rev. *B
21 PERI_MS
Description
Peripheral interconnect, master interface
Base Address
0x40010000
Size
0x10000
Slave Num
MMIO0 - 1
21.1 PPU_PR 0
Register Name
Address Permission Description
PERI_MS_PPU_PR0_SL_ADDR
0x40010000 FULL Slave region, base address
PERI_MS_PPU_PR0_SL_SIZE
0x40010004 FULL Slave region, size
PERI_MS_PPU_PR0_SL_ATT0
0x40010010 FULL Slave attributes 0
PERI_MS_PPU_PR0_SL_ATT1
0x40010014 FULL Slave attributes 1
PERI_MS_PPU_PR0_SL_ATT2
0x40010018 FULL Slave attributes 2
PERI_MS_PPU_PR0_SL_ATT3
0x4001001C FULL Slave attributes 3
PERI_MS_PPU_PR0_MS_ADDR
0x40010020 FULL Master region, base address
PERI_MS_PPU_PR0_MS_SIZE
0x40010024 FULL Master region, size
PERI_MS_PPU_PR0_MS_ATT0
0x40010030 FULL Master attributes 0
PERI_MS_PPU_PR0_MS_ATT1
0x40010034 FULL Master attributes 1
PERI_MS_PPU_PR0_MS_ATT2
0x40010038 FULL Master attributes 2
PERI_MS_PPU_PR0_MS_ATT3
0x4001003C FULL Master attributes 3
21.2 PPU_PR 1
Register Name
Address Permission Description
PERI_MS_PPU_PR1_SL_ADDR
0x40010040 FULL Slave region, base address
PERI_MS_PPU_PR1_SL_SIZE
0x40010044 FULL Slave region, size
PERI_MS_PPU_PR1_SL_ATT0
0x40010050 FULL Slave attributes 0
PERI_MS_PPU_PR1_SL_ATT1
0x40010054 FULL Slave attributes 1
PERI_MS_PPU_PR1_SL_ATT2
0x40010058 FULL Slave attributes 2
PERI_MS_PPU_PR1_SL_ATT3
0x4001005C FULL Slave attributes 3
PERI_MS_PPU_PR1_MS_ADDR
0x40010060 FULL Master region, base address
PERI_MS_PPU_PR1_MS_SIZE
0x40010064 FULL Master region, size
PERI_MS_PPU_PR1_MS_ATT0
0x40010070 FULL Master attributes 0
PERI_MS_PPU_PR1_MS_ATT1
0x40010074 FULL Master attributes 1
PERI_MS_PPU_PR1_MS_ATT2
0x40010078 FULL Master attributes 2
PERI_MS_PPU_PR1_MS_ATT3
0x4001007C FULL Master attributes 3
21.3 PPU_PR 2
Register Name Address Permission Description
PERI_MS_PPU_PR2_SL_ADDR
0x40010080 FULL Slave region, base address
PERI_MS_PPU_PR2_SL_SIZE
0x40010084 FULL Slave region, size
PERI_MS_PPU_PR2_SL_ATT0
0x40010090 FULL Slave attributes 0
PERI_MS_PPU_PR2_SL_ATT1
0x40010094 FULL Slave attributes 1
PERI_MS_PPU_PR2_SL_ATT2
0x40010098 FULL Slave attributes 2
PERI_MS_PPU_PR2_SL_ATT3
0x4001009C FULL Slave attributes 3
PERI_MS_PPU_PR2_MS_ADDR
0x400100A0 FULL Master region, base address
PERI_MS_PPU_PR2_MS_SIZE
0x400100A4 FULL Master region, size
PERI_MS_PPU_PR2_MS_ATT0
0x400100B0 FULL Master attributes 0
PERI_MS_PPU_PR2_MS_ATT1
0x400100B4 FULL Master attributes 1
PERI_MS_PPU_PR2_MS_ATT2
0x400100B8 FULL Master attributes 2
PERI_MS_PPU_PR2_MS_ATT3
0x400100BC FULL Master attributes 3
21.4 PPU_PR 3
Register Name Address Permission Description
PERI_MS_PPU_PR3_SL_ADDR
0x400100C0 FULL Slave region, base address
PERI_MS_PPU_PR3_SL_SIZE
0x400100C4 FULL Slave region, size
PERI_MS_PPU_PR3_SL_ATT0
0x400100D0 FULL Slave attributes 0
PERI_MS_PPU_PR3_SL_ATT1
0x400100D4 FULL Slave attributes 1
PERI_MS_PPU_PR3_SL_ATT2
0x400100D8 FULL Slave attributes 2
PERI_MS_PPU_PR3_SL_ATT3
0x400100DC FULL Slave attributes 3
1155
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers