Technical Reference Manual 002-29852 Rev. *B
2.3.9.6.10 CANFD_CH_TOCC
Description:
Timeout Counter Configuration
Address:
0x40520028
Offset:
0x28
Retention:
Retained
IsDeepSleep:
No
Comment:
Protected Write.
Default:
0xFFFF0000
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name None [7:3] TOS [2:1] ETOC [0:0]
Bits 15 14 13 12 11 10 9 8
Name None [15:8]
Bits 23 22 21 20 19 18 17 16
Name TOP [23:16]
Bits 31 30 29 28 27 26 25 24
Name TOP [31:24]
Bit-fields
Bits Name SW HW Default or
Enum
Description
0 ETOC RW R 0 Enable Timeout Counter
0= Timeout Counter disabled
1= Timeout Counter enabled
1:2 TOS RW R 0 Timeout Select
When operating in Continuous mode, a write to TOCV
presets the counter to the value configured
by TOCC.TOP and continues down-counting. When
the Timeout Counter is controlled by one of the
FIFOs, an empty FIFO presets the counter to the value
configured by TOCC.TOP. Down-counting
is started when the first FIFO element is stored.
00= Continuous operation
01= Timeout controlled by Tx Event FIFO
10= Timeout controlled by Rx FIFO 0
11= Timeout controlled by Rx FIFO 1
16:31 TOP RW R 65535 Timeout Period
Start value of the Timeout Counter (down-counter).
Configures the Timeout Period.
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers
To Next Page
Loading...
