EasyManua.ls Logo

Infineon TRAVEO T2G - 28.2.8 CNT 7; 28.2.9 CNT 8; 28.2.10 CNT 9

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
Register Name Address Permission Description
TCPWM0_GRP1_CNT6_TR_OUT_SEL
0x40388354 FULL Counter output trigger selection register
TCPWM0_GRP1_CNT6_INTR
0x40388370 FULL Interrupt request register
TCPWM0_GRP1_CNT6_INTR_SET
0x40388374 FULL Interrupt set request register
TCPWM0_GRP1_CNT6_INTR_MASK
0x40388378 FULL Interrupt mask register
TCPWM0_GRP1_CNT6_INTR_MASKED
0x4038837C FULL Interrupt masked request register
28.2.8 CNT 7
Register Name Address Permission Description
TCPWM0_GRP1_CNT7_CTRL
0x40388380 FULL Counter control register
TCPWM0_GRP1_CNT7_STATUS
0x40388384 FULL Counter status register
TCPWM0_GRP1_CNT7_COUNTER
0x40388388 FULL Counter count register
TCPWM0_GRP1_CNT7_CC0
0x40388390 FULL Counter compare/capture 0 register
TCPWM0_GRP1_CNT7_CC0_BUFF
0x40388394 FULL Counter buffered compare/capture 0 register
TCPWM0_GRP1_CNT7_CC1
0x40388398 FULL Counter compare/capture 1 register
TCPWM0_GRP1_CNT7_CC1_BUFF
0x4038839C FULL Counter buffered compare/capture 1 register
TCPWM0_GRP1_CNT7_PERIOD
0x403883A0 FULL Counter period register
TCPWM0_GRP1_CNT7_PERIOD_BUFF
0x403883A4 FULL Counter buffered period register
TCPWM0_GRP1_CNT7_LINE_SEL
0x403883A8 FULL Counter line selection register
TCPWM0_GRP1_CNT7_LINE_SEL_BUFF
0x403883AC FULL Counter buffered line selection register
TCPWM0_GRP1_CNT7_DT
0x403883B0 FULL Counter PWM dead time register
TCPWM0_GRP1_CNT7_TR_CMD
0x403883C0 FULL Counter trigger command register
TCPWM0_GRP1_CNT7_TR_IN_SEL0
0x403883C4 FULL Counter input trigger selection register 0
TCPWM0_GRP1_CNT7_TR_IN_SEL1
0x403883C8 FULL Counter input trigger selection register 1
TCPWM0_GRP1_CNT7_TR_IN_EDGE_SEL
0x403883CC FULL Counter input trigger edge selection register
TCPWM0_GRP1_CNT7_TR_PWM_CTRL
0x403883D0 FULL Counter trigger PWM control register
TCPWM0_GRP1_CNT7_TR_OUT_SEL
0x403883D4 FULL Counter output trigger selection register
TCPWM0_GRP1_CNT7_INTR
0x403883F0 FULL Interrupt request register
TCPWM0_GRP1_CNT7_INTR_SET
0x403883F4 FULL Interrupt set request register
TCPWM0_GRP1_CNT7_INTR_MASK
0x403883F8 FULL Interrupt mask register
TCPWM0_GRP1_CNT7_INTR_MASKED
0x403883FC FULL Interrupt masked request register
28.2.9 CNT 8
Register Name Address Permission Description
TCPWM0_GRP1_CNT8_CTRL
0x40388400 FULL Counter control register
TCPWM0_GRP1_CNT8_STATUS
0x40388404 FULL Counter status register
TCPWM0_GRP1_CNT8_COUNTER
0x40388408 FULL Counter count register
TCPWM0_GRP1_CNT8_CC0
0x40388410 FULL Counter compare/capture 0 register
TCPWM0_GRP1_CNT8_CC0_BUFF
0x40388414 FULL Counter buffered compare/capture 0 register
TCPWM0_GRP1_CNT8_CC1
0x40388418 FULL Counter compare/capture 1 register
TCPWM0_GRP1_CNT8_CC1_BUFF
0x4038841C FULL Counter buffered compare/capture 1 register
TCPWM0_GRP1_CNT8_PERIOD
0x40388420 FULL Counter period register
TCPWM0_GRP1_CNT8_PERIOD_BUFF
0x40388424 FULL Counter buffered period register
TCPWM0_GRP1_CNT8_LINE_SEL
0x40388428 FULL Counter line selection register
TCPWM0_GRP1_CNT8_LINE_SEL_BUFF
0x4038842C FULL Counter buffered line selection register
TCPWM0_GRP1_CNT8_DT
0x40388430 FULL Counter PWM dead time register
TCPWM0_GRP1_CNT8_TR_CMD
0x40388440 FULL Counter trigger command register
TCPWM0_GRP1_CNT8_TR_IN_SEL0
0x40388444 FULL Counter input trigger selection register 0
TCPWM0_GRP1_CNT8_TR_IN_SEL1
0x40388448 FULL Counter input trigger selection register 1
TCPWM0_GRP1_CNT8_TR_IN_EDGE_SEL
0x4038844C FULL Counter input trigger edge selection register
TCPWM0_GRP1_CNT8_TR_PWM_CTRL
0x40388450 FULL Counter trigger PWM control register
TCPWM0_GRP1_CNT8_TR_OUT_SEL
0x40388454 FULL Counter output trigger selection register
TCPWM0_GRP1_CNT8_INTR
0x40388470 FULL Interrupt request register
TCPWM0_GRP1_CNT8_INTR_SET
0x40388474 FULL Interrupt set request register
TCPWM0_GRP1_CNT8_INTR_MASK
0x40388478 FULL Interrupt mask register
TCPWM0_GRP1_CNT8_INTR_MASKED
0x4038847C FULL Interrupt masked request register
28.2.10 CNT 9
Register Name Address Permission Description
TCPWM0_GRP1_CNT9_CTRL
0x40388480 FULL Counter control register
TCPWM0_GRP1_CNT9_STATUS
0x40388484 FULL Counter status register
TCPWM0_GRP1_CNT9_COUNTER
0x40388488 FULL Counter count register
TCPWM0_GRP1_CNT9_CC0
0x40388490 FULL Counter compare/capture 0 register
TCPWM0_GRP1_CNT9_CC0_BUFF
0x40388494 FULL Counter buffered compare/capture 0 register
1783
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals