Technical Reference Manual 002-29852 Rev. *B
18.13.3.9 LIN_CH_INTR
Description:
Interrupt
Address:
0x405080C0
Offset:
0xC0
Retention:
Not Retained
IsDeepSleep:
No
Comment:
The register fields are not retained. This is to ensure that they come up as '0' after coming out
of DeepSleep system power mode.
This is a non-retained register; setting CTL.ENABLED to '0' clears all command fields to '0'.
An activated error interrupt cause aborts an ongoing frame transfer (except for bit errors when
CTL.BIT_ERROR_IGNORE is '1').
Note: LIN mode supports all interrupt causes. UART mode supports the RX_NOISE_DETECT,
TX_HEADER_BIT_ERROR, RX_HEADER_FRAME_ERROR and
RX_HEADER_PARITY_ERROR interrupt causes only.
Default:
0x0
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name None [7:3] TX
_WAKEUP
_DONE
[2:2]
TX
_RESPON
SE_DONE
[1:1]
TX
_HEADER
_DONE
[0:0]
Bits 15 14 13 12 11 10 9 8
Name None
[15:15]
TIMEOUT
[14:14]
RX_NOISE
_DETECT
[13:13]
None
[12:12]
RX
_HEADER
_SYNC
_DONE
[11:11]
RX_BREAK
_WAKEUP
_DONE
[10:10]
RX
_RESPON
SE_DONE
[9:9]
RX
_HEADER
_DONE
[8:8]
Bits 23 22 21 20 19 18 17 16
Name None [23:18] TX
_RESPON
SE_BIT
_ERROR
[17:17]
TX
_HEADER
_BIT
_ERROR
[16:16]
Bits 31 30 29 28 27 26 25 24
Name None [31:29] RX
_RESPON
SE
_CHECKSU
M_ERROR
[28:28]
RX
_RESPON
SE_FRAME
_ERROR
[27:27]
RX
_HEADER
_PARITY
_ERROR
[26:26]
RX
_HEADER
_SYNC
_ERROR
[25:25]
RX
_HEADER
_FRAME
_ERROR
[24:24]
Bit-fields
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers
To Next Page
Loading...
