EasyManua.ls Logo

Infineon TRAVEO T2G - 23.9.18 SCB_I2 C_CFG

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
23.9.18 SCB_I2C_CFG
Description:
I2C configuration
Address:
0x40600070
Offset:
0x70
Retention:
Retained
IsDeepSleep:
No
Comment:
The filters are used to remove glitches and to guarantee I2C compliant SCL and SDA setup
and hold times. The filters are trimmable.
Default:
0x2A1013
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name None [7:5] SDA_IN_FI
LT_SEL
[4:4]
None [3:2] SDA_IN_FILT_TRIM [1:0]
Bits 15 14 13 12 11 10 9 8
Name None [15:13] SCL_IN_FI
LT_SEL
[12:12]
None [11:10] SCL_IN_FILT_TRIM [9:8]
Bits 23 22 21 20 19 18 17 16
Name None [23:22] SDA_OUT_FILT2_TRIM
[21:20]
SDA_OUT_FILT1_TRIM
[19:18]
SDA_OUT_FILT0_TRIM
[17:16]
Bits 31 30 29 28 27 26 25 24
Name None [31:30] SDA_OUT_FILT_SEL
[29:28]
None [27:24]
Bit-fields
Bits Name SW HW Default or
Enum
Description
0:1 SDA_IN_FILT_TRIM RW R 3 Trim settings for the 50ns glitch filter on the SDA input.
Default setting meets the I2C glitch rejections specs.
Programmability available if required
4 SDA_IN_FILT_SEL RW R 1 Enable for 50ns glitch filter on SDA input
'0': 0 ns.
'1: 50 ns (filter enabled).
8:9 SCL_IN_FILT_TRIM RW R 0 Trim settings for the 50ns glitch filter on the SDA input.
Default setting meets the I2C glitch rejections specs.
Programmability available if required
12 SCL_IN_FILT_SEL RW R 1 Enable for 50ns glitch filter on SCL input
'0': 0 ns.
'1: 50 ns (filter enabled).
16:17 SDA_OUT_FILT0_TRIM RW R 2 Trim settings for the 50ns delay filter on SDA output
used to guarantee tHD_DAT I2C parameter. Default
setting meets the I2C spec. Programmability available
if required
18:19 SDA_OUT_FILT1_TRIM RW R 2 Trim settings for the 50ns delay filter on SDA output
used to guarantee tHD_DAT I2C parameter. Default
setting meets the I2C spec. Programmability available
if required
20:21 SDA_OUT_FILT2_TRIM RW R 2 Trim settings for the 50ns delay filter on SDA output
used to guarantee tHD_DAT I2C parameter. Default
setting meets the I2C spec. Programmability available
if required
1414
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals