EasyManua.ls Logo

Infineon TRAVEO T2G - 28.2.6 CNT 5; 28.2.7 CNT 6

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
Register Name Address Permission Description
TCPWM0_GRP1_CNT4_CC0_BUFF
0x40388214 FULL Counter buffered compare/capture 0 register
TCPWM0_GRP1_CNT4_CC1
0x40388218 FULL Counter compare/capture 1 register
TCPWM0_GRP1_CNT4_CC1_BUFF
0x4038821C FULL Counter buffered compare/capture 1 register
TCPWM0_GRP1_CNT4_PERIOD
0x40388220 FULL Counter period register
TCPWM0_GRP1_CNT4_PERIOD_BUFF
0x40388224 FULL Counter buffered period register
TCPWM0_GRP1_CNT4_LINE_SEL
0x40388228 FULL Counter line selection register
TCPWM0_GRP1_CNT4_LINE_SEL_BUFF
0x4038822C FULL Counter buffered line selection register
TCPWM0_GRP1_CNT4_DT
0x40388230 FULL Counter PWM dead time register
TCPWM0_GRP1_CNT4_TR_CMD
0x40388240 FULL Counter trigger command register
TCPWM0_GRP1_CNT4_TR_IN_SEL0
0x40388244 FULL Counter input trigger selection register 0
TCPWM0_GRP1_CNT4_TR_IN_SEL1
0x40388248 FULL Counter input trigger selection register 1
TCPWM0_GRP1_CNT4_TR_IN_EDGE_SEL
0x4038824C FULL Counter input trigger edge selection register
TCPWM0_GRP1_CNT4_TR_PWM_CTRL
0x40388250 FULL Counter trigger PWM control register
TCPWM0_GRP1_CNT4_TR_OUT_SEL
0x40388254 FULL Counter output trigger selection register
TCPWM0_GRP1_CNT4_INTR
0x40388270 FULL Interrupt request register
TCPWM0_GRP1_CNT4_INTR_SET
0x40388274 FULL Interrupt set request register
TCPWM0_GRP1_CNT4_INTR_MASK
0x40388278 FULL Interrupt mask register
TCPWM0_GRP1_CNT4_INTR_MASKED
0x4038827C FULL Interrupt masked request register
28.2.6 CNT 5
Register Name Address Permission Description
TCPWM0_GRP1_CNT5_CTRL
0x40388280 FULL Counter control register
TCPWM0_GRP1_CNT5_STATUS
0x40388284 FULL Counter status register
TCPWM0_GRP1_CNT5_COUNTER
0x40388288 FULL Counter count register
TCPWM0_GRP1_CNT5_CC0
0x40388290 FULL Counter compare/capture 0 register
TCPWM0_GRP1_CNT5_CC0_BUFF
0x40388294 FULL Counter buffered compare/capture 0 register
TCPWM0_GRP1_CNT5_CC1
0x40388298 FULL Counter compare/capture 1 register
TCPWM0_GRP1_CNT5_CC1_BUFF
0x4038829C FULL Counter buffered compare/capture 1 register
TCPWM0_GRP1_CNT5_PERIOD
0x403882A0 FULL Counter period register
TCPWM0_GRP1_CNT5_PERIOD_BUFF
0x403882A4 FULL Counter buffered period register
TCPWM0_GRP1_CNT5_LINE_SEL
0x403882A8 FULL Counter line selection register
TCPWM0_GRP1_CNT5_LINE_SEL_BUFF
0x403882AC FULL Counter buffered line selection register
TCPWM0_GRP1_CNT5_DT
0x403882B0 FULL Counter PWM dead time register
TCPWM0_GRP1_CNT5_TR_CMD
0x403882C0 FULL Counter trigger command register
TCPWM0_GRP1_CNT5_TR_IN_SEL0
0x403882C4 FULL Counter input trigger selection register 0
TCPWM0_GRP1_CNT5_TR_IN_SEL1
0x403882C8 FULL Counter input trigger selection register 1
TCPWM0_GRP1_CNT5_TR_IN_EDGE_SEL
0x403882CC FULL Counter input trigger edge selection register
TCPWM0_GRP1_CNT5_TR_PWM_CTRL
0x403882D0 FULL Counter trigger PWM control register
TCPWM0_GRP1_CNT5_TR_OUT_SEL
0x403882D4 FULL Counter output trigger selection register
TCPWM0_GRP1_CNT5_INTR
0x403882F0 FULL Interrupt request register
TCPWM0_GRP1_CNT5_INTR_SET
0x403882F4 FULL Interrupt set request register
TCPWM0_GRP1_CNT5_INTR_MASK
0x403882F8 FULL Interrupt mask register
TCPWM0_GRP1_CNT5_INTR_MASKED
0x403882FC FULL Interrupt masked request register
28.2.7 CNT 6
Register Name Address Permission Description
TCPWM0_GRP1_CNT6_CTRL
0x40388300 FULL Counter control register
TCPWM0_GRP1_CNT6_STATUS
0x40388304 FULL Counter status register
TCPWM0_GRP1_CNT6_COUNTER
0x40388308 FULL Counter count register
TCPWM0_GRP1_CNT6_CC0
0x40388310 FULL Counter compare/capture 0 register
TCPWM0_GRP1_CNT6_CC0_BUFF
0x40388314 FULL Counter buffered compare/capture 0 register
TCPWM0_GRP1_CNT6_CC1
0x40388318 FULL Counter compare/capture 1 register
TCPWM0_GRP1_CNT6_CC1_BUFF
0x4038831C FULL Counter buffered compare/capture 1 register
TCPWM0_GRP1_CNT6_PERIOD
0x40388320 FULL Counter period register
TCPWM0_GRP1_CNT6_PERIOD_BUFF
0x40388324 FULL Counter buffered period register
TCPWM0_GRP1_CNT6_LINE_SEL
0x40388328 FULL Counter line selection register
TCPWM0_GRP1_CNT6_LINE_SEL_BUFF
0x4038832C FULL Counter buffered line selection register
TCPWM0_GRP1_CNT6_DT
0x40388330 FULL Counter PWM dead time register
TCPWM0_GRP1_CNT6_TR_CMD
0x40388340 FULL Counter trigger command register
TCPWM0_GRP1_CNT6_TR_IN_SEL0
0x40388344 FULL Counter input trigger selection register 0
TCPWM0_GRP1_CNT6_TR_IN_SEL1
0x40388348 FULL Counter input trigger selection register 1
TCPWM0_GRP1_CNT6_TR_IN_EDGE_SEL
0x4038834C FULL Counter input trigger edge selection register
TCPWM0_GRP1_CNT6_TR_PWM_CTRL
0x40388350 FULL Counter trigger PWM control register
1782
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals