Infineon TRAVEO T2G - 12.12.16 EVTGEN_INTR_DPSLP_MASKED

Technical Reference Manual 002-29852 Rev. *B
12.12.16 EVTGEN_INTR_DPSLP_MASKED
Description:
DeepSleep interrupt masked
Address:
0x403F071C
Offset:
0x71C
Retention:
Retained
IsDeepSleep:
No
Comment:
When read, this register reflects 'a bitwise AND' between the INTR and INTR_MASK registers.
Default:
0x0
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name COMP1 [7:0]
Bits 15 14 13 12 11 10 9 8
Name COMP1 [15:8]
Bits 23 22 21 20 19 18 17 16
Name None [23:16]
Bits 31 30 29 28 27 26 25 24
Name None [31:24]
Bit-fields
Bits Name SW HW Default or
Enum
Description
0:15 COMP1 R W 0 Logical and of corresponding INTR and INTR_MASK
fields.
911
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers