Infineon TRAVEO T2G - 23.9.31 SCB_INTR_I2 C_EC

Technical Reference Manual 002-29852 Rev. *B
23.9.31 SCB_INTR_I2C_EC
Description:
Externally clocked I2C interrupt request
Address:
0x40600E80
Offset:
0xE80
Retention:
Retained
IsDeepSleep:
No
Comment:
The fields in this register are set by HW and are cleared by software by writing a '1'. These
interrupt causes are generated by externally clocked logic. HW clears the interrupt causes to
'0', when the IP is disabled.
Default:
0x0
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name None [7:4] EZ_READ
_STOP
[3:3]
EZ_WRITE
_STOP
[2:2]
EZ_STOP
[1:1]
WAKE_UP
[0:0]
Bits 15 14 13 12 11 10 9 8
Name None [15:8]
Bits 23 22 21 20 19 18 17 16
Name None [23:16]
Bits 31 30 29 28 27 26 25 24
Name None [31:24]
Bit-fields
Bits
Name SW HW Default or
Enum
Description
0 WAKE_UP RW1C A 0 Wake up request. Active on incoming slave request
(with address match).
Only used when CTRL.EC_AM_MODE is '1'.
1 EZ_STOP RW1C A 0 STOP detection. Activated on the end of a every
transfer (I2C STOP).
Only available for a slave request with an address
match, in EZ and CMD_RESP modes, when
CTRL.EC_OP_MODE is '1'.
2 EZ_WRITE_STOP RW1C A 0 STOP detection after a write transfer occurred.
Activated on the end of a write transfer (I2C STOP).
This event is an indication that a buffer memory
location has been written to. For EZ mode: a transfer
that only writes the base address does NOT activate
this event.
Only available for a slave request with an address
match, in EZ and CMD_RESP modes, when
CTRL.EC_OP_MODE is '1'.
3 EZ_READ_STOP RW1C A 0 STOP detection after a read transfer occurred.
Activated on the end of a read transfer (I2C STOP).
This event is an indication that a buffer memory
location has been read from.
Only available for a slave request with an address
match, in EZ and CMD_RESP modes, when
CTRL.EC_OP_MODE is '1'.
1429
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers