Infineon TRAVEO T2G - 3.8.3.5 CM0 P_SCS_ISER

Technical Reference Manual 002-29852 Rev. *B
3.8.3.5 CM0P_SCS_ISER
Description:
Interrupt Set-Enable Register
Address:
0xE000E100
Offset:
0x100
Retention:
Retained
IsDeepSleep:
No
Comment:
Enables, or reads the enabled state of one or more interrupts.
Default:
0x0
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name SETENA [7:0]
Bits 15 14 13 12 11 10 9 8
Name SETENA [15:8]
Bits 23 22 21 20 19 18 17 16
Name SETENA [23:16]
Bits 31 30 29 28 27 26 25 24
Name SETENA [31:24]
Bit-fields
Bits Name SW HW Default or
Enum
Description
0:31 SETENA RW1S R 0 Enables, or reads the enabled state of one or more
interrupts. Each bit corresponds to the same
numbered interrupt.
166
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers