EasyManua.ls Logo

Infineon TRAVEO T2G - 23.9.11 SCB_UART_RX_CTRL

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
23.9.11 SCB_UART_RX_CTRL
Description:
UART receiver control
Address:
0x40600048
Offset:
0x48
Retention:
Retained
IsDeepSleep:
No
Comment:
Default:
0xA0002
Bit-field Table
Bits 7 6 5 4 3 2 1 0
Name None [7:7] POLARITY
[6:6]
PARITY
_ENABLED
[5:5]
PARITY
[4:4]
None [3:3] STOP_BITS [2:0]
Bits 15 14 13 12 11 10 9 8
Name None [15:14] SKIP
_START
[13:13]
LIN_MODE
[12:12]
None
[11:11]
MP_MODE
[10:10]
DROP_ON
_FRAME
_ERROR
[9:9]
DROP_ON
_PARITY
_ERROR
[8:8]
Bits 23 22 21 20 19 18 17 16
Name None [23:20] BREAK_WIDTH [19:16]
Bits 31 30 29 28 27 26 25 24
Name None [31:25] BREAK
_LEVEL
[24:24]
Bit-fields
Bits Name SW HW Default or
Enum
Description
0:2 STOP_BITS RW R 2 Stop bits. STOP_BITS + 1 is the duration of the stop
period in terms of half bit periods. Valid range is [1, 7];
i.e. a stop period should last at least one bit period.
Note that in case of a stop bits error, the successive
data frames may get lost as the receiver needs to
resynchronize its start bit detection. The amount of lost
data frames depends on both the amount of stop bits,
the idle time between data frames and the data frame
value.
4 PARITY RW R 0 Parity bit. When '0', the receiver expects an even
parity. When '1', the receiver expects an odd parity.
Only applicable in standard UART and SmartCard
submodes.
5 PARITY_ENABLED RW R 0 Parity checking enabled ('1') or not ('0'). Only
applicable in standard UART submode. In SmartCard
submode, parity checking is always enabled through
hardware. In IrDA submode, parity checking is always
disabled through hardware.
6 POLARITY RW R 0 Inverts incoming RX line signal. Inversion is after local
loopback. This functionality is intended for IrDA
receiver functionality.
8 DROP_ON_PARITY
_ERROR
RW R 0 Behavior when a parity check fails.
When '0', received data is sent to the RX FIFO.
When '1', received data is dropped and lost.
Only applicable in standard UART and SmartCard
submodes (negatively acknowledged SmartCard data
frames may be dropped with this field).
1400
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals