EasyManua.ls Logo

Infineon TRAVEO T2G - Page 1046

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
Bits Name SW HW Default or
Enum
Description
8:9 BREAK_DELIMITER_LEN
GTH
RW R 1 In LIN mode, this field specifies the break delimiter
length:
(used in header transmission, not used in header
reception).
'0': 1 bit period.
'1': 2 bit periods (default value).
'2': 3 bit periods.
'3': 4 bit periods.
In UART mode, this field specifies the data field size:
'0': 5 bit data field.
'1': 6 bit data field.
'2': 7 bit data field.
'3': 8 bit data field.
When the data field size is less than 8 bits, the most
significant (unused) bits of the DATAx.DATAy[7:0]
fields should be set to '0' for the transmitter.
16:20 BREAK_WAKEUP
_LENGTH
RW R 12 Break/wakeup length (minus 1) in bit periods:
'0': 1 bit period.
...
'10': 11 bit periods (break length for slave nodes)
...
'12': 13 bit periods (break length for master nodes)
...
'30': 31 bit periods.
'31': Illegal (should NOT be used!!!)
This field is used for transmission/reception of BOTH
break and wakeup signals. Note that these functions
are mutually exclusive:
- When CMD.TX_HEADER is '1', the field specifies the
transmitted break field.
- When CMD.TX_WAKEUP is '1', the field specifies the
transmitted wakeup field.
- When CMD.RX_HEADER is '1', the field specifies the
to be received break field.
- Otherwise, the field specifies the to be received
wakeup field.
Per the standard, the master wakeup duration is
between 250 us and 5 ms. To support uncalibrated
slaves, a slave has a detection threshold of 150 us (3
bit periods at 20 kbps). After transmission of a break or
wakeup signal, the
INTR.TX_BREAK_WAKEUP_DONE interrupt cause is
activated. After reception of a wakeup signal, the
INTR.RX_BREAK_WAKEUP_DONE interrupt cause is
activated.
To specify longer wakeup signals in terms of absolute
time (us/ms rather than bit periods), the associated
PERI clock divider value can be (temporarily)
increased to make the LIN bit period longer.
Note: entering bus sleep mode is achieved with the
'go-to-sleep' command.
24 MODE RW R 0 Mode of operation:
'0': LIN mode.
'1': UART mode.
LIN 0 LIN mode.
UART 1 UART mode.
1046
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals