EasyManua.ls Logo

Infineon TRAVEO T2G - Page 1685

Infineon TRAVEO T2G
1825 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Technical Reference Manual 002-29852 Rev. *B
Bits Name SW HW Default or
Enum
Description
22 RESET_OVDVCCD RW1C A 0 Overvoltage detection on the internal core VCCD
supply. This is a high-voltage cause bit that blocks
recording of other high-voltage cause bits, except
RESET_PORVDDD. Hardware clears this bit during
POR.
23 RESET_OCD_ACT
_LINREG
RW1C A 0 Overcurrent detection on the internal VCCD supply
when supplied by the ACTIVE power mode linear
regulator. This is a high-voltage cause bit that blocks
recording of other high-voltage cause bits, except
RESET_PORVDDD. Hardware clears this bit during
POR.
24 RESET_OCD_DPSLP
_LINREG
RW1C A 0 Overcurrent detection on the internal VCCD supply
when supplied by the DEEPSLEEP power mode linear
regulator. This is a high-voltage cause bit that blocks
recording of other high-voltage cause bits, except
RESET_PORVDDD. Hardware clears this bit during
POR.
25 RESET_OCD_REGHC RW1C A 0 Overcurrent detection from REGHC (if present). If
REGHC is not present, hardware will never set this bit.
This is a high-voltage cause bit that blocks recording of
other high-voltage cause bits, except
RESET_PORVDDD. Hardware clears this bit during
POR.
26 RESET_PMIC RW1C A 0 PMIC status triggered a reset. If PMIC control is not
present, hardware will never set this bit. This is a high-
voltage cause bit that blocks recording of other high-
voltage cause bits, except RESET_PORVDDD.
Hardware clears this bit during POR.
28 RESET_PXRES RW1C A 0 PXRES triggered. This is a high-voltage cause bit that
blocks recording of other high-voltage cause bits,
except RESET_PORVDDD. Hardware clears this bit
during POR. This bit is not blocked by other HV cause
bits.
29 RESET_STRUCT_XRES RW1C A 0 Structural reset was asserted. This is a high-voltage
cause bit that blocks recording of other high-voltage
cause bits, except RESET_PORVDDD. Hardware
clears this bit during POR. This bit is not blocked by
other HV cause bits.
30 RESET_PORVDDD RW1C A 1 Indicator that a POR occurred. This is a high-voltage
cause bit, and hardware clears the other bits when this
one is set. It does not block further recording of other
high-voltage causes.
1685
2022-04-18
TRAVEO™ T2G Automotive MCU: TVII-B-E-4M body controller entry registers

Table of Contents

Other manuals for Infineon TRAVEO T2G

Related product manuals