EasyManua.ls Logo

ST SPC560P34 - Figure 71. Functional Event Reset Disable Register (RGM_FERD); Table 60. Functional Event Reset Disable Register (RGM_FERD) Field Descriptions

ST SPC560P34
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Reset Generation Module (MC_RGM) RM0046
196/936 Doc ID 16912 Rev 5
Table 60. Functional Event Reset Disable Register (RGM_FERD) Field Descriptions
Field Description
D_EXR
Disable External Reset
0 An external reset event triggers a reset sequence
D_PLL1
Disable PLL1 fail
0 A PLL1 fail event triggers a reset sequence
1 A PLL1 fail event generates either a SAFE mode or an interrupt request depending on the value
of RGM_FEAR.AR_PLL1
D_FLASH
Disable code or data flash fatal error
0 A code or data flash fatal error event triggers a reset sequence
D_LVD45
Disable 4.5V low-voltage detected
0 A 4.5V low-voltage detected event triggers a reset sequence
1 A 4.5V low-voltage detected event generates either a SAFE mode or an interrupt request
depending on the value of RGM_FEAR.AR_LVD45
D_CMU0_FHL
Disable CMU0 clock frequency higher/lower than reference
0 A CMU0 clock frequency higher/lower than reference event triggers a reset sequence
1 A CMU0 clock frequency higher/lower than reference event generates either a SAFE mode or
an interrupt request depending on the value of RGM_FEAR.AR_CMU0_FHL
D_CMU0_OLR
Disable oscillator frequency lower than reference
0 A oscillator frequency lower than reference event triggers a reset sequence
1 A oscillator frequency lower than reference event generates either a SAFE mode or an interrupt
request depending on the value of RGM_FEAR.AR_CMU0_OLR
D_PLL0
Disable PLL0 fail
0 A PLL0 fail event triggers a reset sequence
1 A PLL0 fail event generates either a SAFE mode or an interrupt request depending on the value
of RGM_FEAR.AR_PLL0
D_CHKSTOP
Disable checkstop resetl
0 A checkstop reset event triggers a reset sequence
D_SOFT
Disable software reset
0 A software reset event triggers a reset sequence
D_CORE
Disable core reset
0 A core reset event triggers a reset sequence
1 A core reset event generates either a SAFE mode or an interrupt request depending on the
value of RGM_FEAR.AR_CORE
D_JTAG
Disable JTAG initiated reset
0 A JTAG initiated reset event triggers a reset sequence
1 A JTAG initiated reset event generates either a SAFE mode or an interrupt request depending
on the value of RGM_FEAR.AR_JTAG

Table of Contents

Related product manuals