EasyManua.ls Logo

ST SPC560P34 - Figure 211. DSPI DMA; Interrupt Request Select and Enable Register (Dspix_Rser); Table 216. Dspix_Rser Field Descriptions

ST SPC560P34
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RM0046 Deserial Serial Peripheral Interface (DSPI)
Doc ID 16912 Rev 5 455/936
DSPI DMA / Interrupt Request Select and Enable Register (DSPIx_RSER)
The DSPIx_RSER serves two purposes: enables flag bits in the DSPIx_SR to generate
DMA requests or interrupt requests, and selects the type of request to generate. Refer to the
bit descriptions for the type of requests that are supported. Do not write to the DSPIx_RSER
while the DSPI is running.
16–19
TXCTR
[0:3]
TX FIFO counter
Indicates the number of valid entries in the TX FIFO. The TXCTR is incremented every time the
DSPI _PUSHR is written. The TXCTR is decremented every time an SPI command is executed
and the SPI data is transferred to the shift register.
20–23
TXNXTPTR
[0:3]
Transmit next pointer
Indicates which TX FIFO entry is transmitted during the next transfer. The TXNXTPTR field is
updated every time SPI data is transferred from the TX FIFO to the shift register. Refer to Section ,
“Transmit First In First Out (TX FIFO) buffering mechanism for more details.
24–27
RXCTR
[0:3]
RX FIFO counter
Indicates the number of entries in the RX FIFO. The RXCTR is decremented every time the DSPI
_POPR is read. The RXCTR is incremented after the last incoming databit is sampled, but before
the tASC delay starts. Refer to Section , “Classic SPI transfer format (CPHA = 0) for details.
28–31
POPNXTPTR
[0:3]
Pop next pointer
Contains a pointer to the RX FIFO entry that is returned when the DSPIx_POPR is read. The
POPNXTPTR is updated when the DSPIx_POPR is read. Refer to Section , “Receive First In First
Out (RX FIFO) buffering mechanism for more details.
Table 215. DSPIx_SR field descriptions (continued)
Field Description
Figure 211. DSPI DMA / Interrupt Request Select and Enable Register (DSPIx_RSER)
Address:
Base + 0x0030 Access: User read/write
0123456789101112131415
R
TCF_RE
00
EOQF_RE
TFUF_RE
0
TFFF_RE
TFFF_
DIRS
0000
RFOF_RE
0
RFDF_RE
RFDF_
DIRS
W
Reset0000000000000000
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R00000000 00000000
W
Reset0000000000000000
Table 216. DSPIx_RSER field descriptions
Field Description
0
TCF_RE
Transmission complete request enable
Enables TCF flag in the DSPIx_SR to generate an interrupt request.
0 TCF interrupt requests are disabled.
1 TCF interrupt requests are enabled.
1–2 Reserved

Table of Contents

Related product manuals