EasyManua.ls Logo

ST SPC560P34 - Page 877

ST SPC560P34
936 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RM0046 Nexus Development Interface (NDI)
Doc ID 16912 Rev 5 877/936
12:13 DVC1M
Data Value Compare 1 Mode
When DBCR4
DVC1C
=0:
00 – DAC1 debug events not affected by data value compares.
01 – DAC1 debug events can only occur when all bytes specified in the DVC1BE field match
the corresponding data byte values for active byte lanes of the memory access.
10 – DAC1 debug events can only occur when any byte specified in the DVC1BE field matches
the corresponding data byte value for active byte lanes of the memory access.
11 – DAC1 debug events can only occur when all bytes specified in the DVC1BE field within
at least one of the halfwords of the data value of the memory access matches the
corresponding DVC1 value.
Note: Inactive byte lanes of the memory access are automatically masked.
When DBCR4
DVC1C
=1:
00 – Reserved
01 – DAC1 debug events can only occur when any byte specified in the DVC1BE field does
not match the corresponding data byte value for active byte lanes of the memory access.
If all active bytes match, then no event will be generated.
10 – DAC1 debug events can only occur when all bytes specified in the DVC1BE field do not
match the corresponding data byte values for active byte lanes of the memory access. If
any active byte match occurs, no event will be generated.
11 – Reserved
Note: Inactive byte lanes of the memory access are automatically masked.
Table 461. DBCR2 Bit Definitions (continued)
Bit(s) Name Description

Table of Contents

Related product manuals