EasyManua.ls Logo

ST SPC560P34 - Page 935

ST SPC560P34
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RM0046 Document revision history
Doc ID 16912 Rev 5 935/936
12-Mar-2012
4
cont’d
Chapter 27: Functional Safety:
Figure 433 (SWT Counter Output register (SWT_CO)): changed the access permission
from read/write to read only
Table 394 (SWT_TO field descriptions): updated fied description, was
(SWT_CR.WENSWT_CR.=0) is (SWT_CR[WEN]=0).
Chapter 33: Boot Assist Module (BAM)
Table 435 (Hardware configuration to select boot mode): rewrote the column title from
“ABS[2,0]” to ABS[1:0] removed footnote stating: ABS[1] is “don’t care”
Section 33.5.1, Entering boot modes : added PAD A[2] note, added the Boot
Configuration Pins.
Table 435 (Hardware configuration to select boot mode) : Added footnote, “During reset
the boot configuration pins are weak pull down.
Added Section 33.5.2, SPC560P40/34 boot pins.
Updated Section , Configuration with new Figure 487 (BAM Autoscan code flow).
Section , Boot from UART with autobaud enabled : Updated "UART boot mode" with
“FlexCAN boot mode”.
Added Section 33.7, Censorship
Chapter 34: Voltage Regulators and Power Supplies:
Updated Section 34.1.1, High Power or Main Regulator (HPREG)
Chapter 35: IEEE 1149.1 Test Access Port Controller (JTAGC):
Updated Section 35.9, e200z0 OnCE controller to remove reference of Nexus2+
configuration registers.
Updated Table 457 (e200z0 OnCE register addressing): Nexus 2+ Access was replaced
with “Reserved”.
Chapter 36: Nexus Development Interface (NDI):
Removed the following sections :
- All sections between Section 36.8, “Interrupts and Exceptions and Section 36.9, “Debug
support overview.
- Section 36.26.2, “Nexus Messaging”.
- Section 36.8.1, “Hardware Implementation Dependent Register 0 (HID0)”.
Section 36.4, “Features: Removed the following features they are not supported by Nexus
Class 1:
- Program Trace
- Ownershipe Trace
- Watchpoint messaging
- Watchpoint trigger
- Registers for program trace, ownership trace, and watchpoint trigger
- Run-time access to the on-chip memory map
Updated Figure 504, NDI functional block diagram.
Section 36.9.1, Software Debug Facilities: removed cross-reference at “Debug Interrupt
(IVOR15)” section.
17-Sep-2013 5 Updated Disclaimer
Table 476. Revision history (continued)
Date Revision Changes

Table of Contents

Related product manuals